

# **SiC JFET Division**

Is Now Part of



To learn more about onsemi™, please visit our website at www.onsemi.com

onsemi and ONSEMI. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/ or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application,
















# UF3C065030K3S



Part Number	Package	Marking
UF3C065030K3S	TO-247-3L	UF3C065030K3S









# Silicon Carbide (SiC) Cascode JFET -EliteSiC, Power N-Channel, TO-247-3L, 650 V, 27 mohm

Rev. D, January 2025

#### Description

This SiC FET device is based on a unique 'cascode' circuit configuration, in which a normally-on SiC JFET is co-packaged with a Si MOSFET to produce a normally-off SiC FET device. The device's standard gate-drive characteristics allows for a true "drop-in replacement" to Si IGBTs, Si FETs, SiC MOSFETs or Si superjunction devices. Available in the TO-247-3L package, this device exhibits ultralow gate charge and exceptional reverse recovery characteristics, making it ideal for switching inductive loads when used with recommended RC-snubbers, and any application requiring standard gate drive.

#### **Features**

- Typical on-resistance R<sub>DS(on),typ</sub> of 27mΩ
- Maximum operating temperature of 175°C
- Excellent reverse recovery
- Low gate charge
- Low intrinsic capacitance
- ESD protected, HBM class 2
- Very low switching losses (required RC-snubber loss negligible under typical operating conditions)
- AECQ Qualified

#### Typical applications

- EV charging
- PV inverters
- Switch mode power supplies
- Power factor correction modules
- Motor drives
- Induction heating













# Maximum Ratings

Parameter	Symbol	Test Conditions	Value	Units
Drain-source voltage	$V_{DS}$		650	V
Gate-source voltage	$V_{GS}$	DC	-25 to +25	V
Continuous drain current <sup>1</sup>		T <sub>C</sub> = 25°C	85	Α
Continuous drain current	I <sub>D</sub>	T <sub>C</sub> = 100°C	62	Α
Pulsed drain current <sup>2</sup>	I <sub>DM</sub>	T <sub>C</sub> = 25°C	230	А
Single pulsed avalanche energy <sup>3</sup>	E <sub>AS</sub>	L=15mH, I <sub>AS</sub> =4A	120	mJ
Power dissipation	P <sub>tot</sub>	T <sub>C</sub> = 25°C	441	W
Maximum junction temperature	$T_{J,max}$		175	°C
Operating and storage temperature	$T_J, T_{STG}$		-55 to 175	°C
Max. lead temperature for soldering, 1/8" from case for 5 seconds	T <sub>L</sub>		250	°C

- 1. Limited by  $T_{J,\text{max}}$
- 2. Pulse width  $t_p$  limited by  $T_{J,max}$
- 3. Starting  $T_J = 25^{\circ}C$

### **Thermal Characteristics**

Parameter	Symbol	Test Conditions		Value		
Parameter	Syllibol	rest Conditions	Min	Тур	Max	Units
Thermal resistance, junction-to-case	$R_{ heta$ JC			0.26	0.34	°C/W













# Electrical Characteristics (T<sub>J</sub> = +25°C unless otherwise specified)

## Typical Performance - Static

Parameter	Symbol	Test Conditions		Units		
Parameter	Parameter Symbol i		Min	Тур	Max	Units
Drain-source breakdown voltage	BV <sub>DS</sub>	$V_{GS}$ =0V, $I_D$ =1mA	650			V
		V <sub>DS</sub> =650V, V <sub>GS</sub> =0V, T <sub>J</sub> =25°C		6	150	
Total drain leakage current	I <sub>DSS</sub>	V <sub>GS</sub> =650V, V <sub>DS</sub> =650V, V <sub>GS</sub> =0V, T <sub>J</sub> =175°C		30		μΑ
Total gate leakage current	I <sub>GSS</sub>	V <sub>DS</sub> =0V, T <sub>J</sub> =25°C, V <sub>GS</sub> =-20V / +20V		6	±20	μА
		V <sub>GS</sub> =12V, I <sub>D</sub> =50A, T <sub>J</sub> =25°C		27	35	
Drain-source on-resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> =12V, I <sub>D</sub> =50A, T <sub>J</sub> =125°C		35		mΩ
		V <sub>GS</sub> =12V, I <sub>D</sub> =50A, T <sub>J</sub> =175°C		43		
Gate threshold voltage	$V_{G(th)}$	$V_{DS}$ =5V, $I_{D}$ =10mA	4	5	6	V
Gate resistance	$R_{G}$	f=1MHz, open drain		4.5		Ω

## Typical Performance - Reverse Diode

Davamatas	Symbol	Test Conditions		Unite		
Parameter			Min	Тур	Max	Units
Diode continuous forward current <sup>1</sup>	I <sub>S</sub>	T <sub>C</sub> =25°C			85	А
Diode pulse current <sup>2</sup>	I <sub>S,pulse</sub>	T <sub>C</sub> =25°C			230	Α
Forward voltage	V <sub>FSD</sub>	V <sub>GS</sub> =0V, I <sub>F</sub> =20A, T <sub>J</sub> =25°C		1.3	1.4	_ V
		V <sub>GS</sub> =0V, I <sub>F</sub> =20A, T <sub>J</sub> =175°C		1.35		
Reverse recovery charge	Q <sub>rr</sub>	$V_R$ =400V, $I_F$ =50A, $V_{GS}$ =-5V, $R_{G\_EXT}$ =20 $\Omega$		218		nC
Reverse recovery time	t <sub>rr</sub>	di/dt=1300A/μs, T <sub>J</sub> =25°C		38		ns
Reverse recovery charge	Q <sub>rr</sub>	$V_R$ =400V, $I_F$ =50A, $V_{GS}$ =-5V, $R_{G_EXT}$ =20 $\Omega$		188		nC
Reverse recovery time	t <sub>rr</sub>	di/dt=1300A/μs, Τ <sub>J</sub> =150°C		35		ns













# Typical Performance - Dynamic

Davamatav	Cumple of	Test Canditions	Value			Units	
Parameter	Symbol	Test Conditions	Min	Тур	Max	Offics	
Input capacitance	C <sub>iss</sub>	V <sub>DS</sub> =100V, V <sub>GS</sub> =0V		1500			
Output capacitance	C <sub>oss</sub>	f=100kHz		293		pF	
Reverse transfer capacitance	C <sub>rss</sub>	1 100KH2		2			
Effective output capacitance, energy related	C <sub>oss(er)</sub>	V <sub>DS</sub> =0V to 400V, V <sub>GS</sub> =0V		215		pF	
Effective output capacitance, time related	C <sub>oss(tr)</sub>	$V_{DS}$ =0V to 400V, $V_{GS}$ =0V		480		pF	
C <sub>OSS</sub> stored energy	E <sub>oss</sub>	V <sub>DS</sub> =400V, V <sub>GS</sub> =0V		17.5		μЈ	
Total gate charge	$Q_G$	V <sub>DS</sub> =400V, I <sub>D</sub> =50A,		51			
Gate-drain charge	$Q_{GD}$	$V_{DS} = -5V \text{ to } 15V$		11		nC	
Gate-source charge	$Q_{GS}$	V <sub>GS</sub> = -3V to 13V		19			
Turn-on delay time	t <sub>d(on)</sub>	V <sub>DS</sub> =400V, I <sub>D</sub> =50A, Gate Driver =-5V to +15V.		45		- ns	
Rise time	t <sub>r</sub>			28			
Turn-off delay time	t <sub>d(off)</sub>			59			
Fall time	t <sub>f</sub>			18			
Turn-on energy including R <sub>S</sub> energy <sup>4</sup>	E <sub>ON</sub>	Inductive Load,		752			
Turn-off energy including R <sub>S</sub> energy <sup>4</sup>	E <sub>OFF</sub>	FWD: same device with $V_{GS} = -5V$ and $R_{G} = 22\Omega$ ,		178			
Total switching energy including R <sub>s</sub> energy <sup>4</sup>	E <sub>TOTAL</sub>	RC snubber: $R_s=5\Omega$ and $C_s=330pF$ ,		930		μJ	
Snubber R <sub>S</sub> energy during turn-on	E <sub>RS_ON</sub>	T <sub>1</sub> =25°C		4.4			
Snubber R <sub>S</sub> energy during turn-off	E <sub>RS_OFF</sub>			11.3			
Turn-on delay time	t <sub>d(on)</sub>	V <sub>DS</sub> =400V, I <sub>D</sub> =50A,		43			
Rise time	t <sub>r</sub>	Gate Driver =-5V to		28		ne	
Turn-off delay time	$t_{d(off)}$	+15V,		61		– ns	
Fall time	t <sub>f</sub>	$Turn-on\ R_{G,EXT}=1.8\Omega,$ $- Turn-off\ R_{G,EXT}=22\Omega$ $- Inductive\ Load,$ $FWD: same\ device\ with$ $V_{GS}=-5V\ and\ R_{G}=22\Omega,$ $RC\ snubber:\ R_{S}=5\Omega\ and$		17			
Turn-on energy including R <sub>S</sub> energy <sup>4</sup>	E <sub>ON</sub>			704			
Turn-off energy including R <sub>S</sub> energy <sup>4</sup>	E <sub>OFF</sub>			195			
Total switching energy including R <sub>s</sub> energy <sup>4</sup>	E <sub>TOTAL</sub>			899		μJ	
Snubber R <sub>s</sub> energy during turn-on	E <sub>RS_ON</sub>	C <sub>S</sub> =330pF,		4.2			
Snubber R <sub>S</sub> energy during turn-off	E <sub>RS_OFF</sub>	T <sub>J</sub> =150°C		11.3			

<sup>4.</sup> The switching performance are evaluated with a RC snubber circuit as shown in Figure 24.















#### **Typical Performance Diagrams**



200 150 Drain Current, I<sub>D</sub> (A) 100 Vgs = 15V - Vgs = 10V Vgs = 8V 50 Vgs = 7VVgs = 6.5V 0 1 2 3 5 10 Drain-Source Voltage, V<sub>DS</sub> (V)

Figure 1. Typical output characteristics at  $T_J$  = - 55°C,  $t_p$  < 250 $\mu$ s

Figure 2. Typical output characteristics at  $T_J$  = 25°C,  $t_p$  < 250 $\mu$ s






Figure 3. Typical output characteristics at  $T_J$  = 175°C,  $t_p$  < 250 $\mu$ s

Figure 4. Normalized on-resistance vs. temperature at  $V_{GS}$  = 12V and  $I_D$  = 50A




















Figure 5. Typical drain-source on-resistances at  $V_{GS}$  = 12V

Figure 6. Typical transfer characteristics at  $V_{DS}$  = 5V






Figure 7. Threshold voltage vs. junction temperature at  $V_{DS}$  = 5V and  $I_{D}$  = 10mA

Figure 8. Typical gate charge at  $V_{DS}$  = 400V and  $I_{D}$  = 50A
















Figure 9. 3rd quadrant characteristics at  $T_J$  = -55°C




Figure 10. 3rd quadrant characteristics at T<sub>J</sub> = 25°C




Figure 11. 3rd quadrant characteristics at  $T_J = 175$ °C




Figure 12. Typical stored energy in  $C_{OSS}$  at  $V_{GS} = 0V$ 

















100 80 40 -75 -50 -25 0 25 50 75 100 125 150 175 Case Temperature, T<sub>c</sub> (°C)

Figure 13. Typical capacitances at f = 100kHz and  $V_{GS} = 0V$ 

Figure 14. DC drain current derating






Figure 15. Total power dissipation

Figure 16. Maximum transient thermal impedance

















Qrr (nC)  $V_{DS} = 400V$ ,  $I_{S} = 50A$ ,  $di/dt = 1300A/\mu s$ ,  $V_{GS} = -5V, R_G = 20\Omega$ Junction Temperature, T<sub>J</sub> (°C)

Figure 17. Safe operation area at  $T_C$  = 25°C, D = 0, Parameter  $t_p$ 

Figure 18. Reverse recovery charge Qrr vs. junction temperture






Figure 19. Clamped inductive switching energy (a) and RC snubber energy loss (b) vs. drain current at  $T_J$  = 25°C, turn-on  $R_{G\_EXT}$  = 1.8 $\Omega$ , and turn-off  $R_{G\_EXT}$  = 22 $\Omega$ 




















Figure 20. Clamped inductive switching turn-on energy including RC snubber energy loss (a) and RC snubber energy loss (b) as a function of total external turn-on gate resistor  $R_{G\_EXT}$ 






Figure 21. Clamped inductive switching turn-off energy including RC snubber energy loss (a) and RC snubber energy loss (b) as a function of total external turn-off gate resistor  $R_{G\_EXT}$ 




















Figure 22. Clamped inductive switching energy including RC snubber energy loss (a) and RC snubber energy loss (b) as a function of junction temperature at  $I_D = 50A$  and  $V_{DS} = 400V$ 






Figure 23. Clamped inductive switching energy including RC snubber energy loss (a) and RC snubber energy loss (b) as a function of snubber capacitance at  $I_D = 50A$ ,  $V_{DS} = 400V$ , and  $T_J = 25$ °C
















Figure 24. Clamped inductive load switching test circuit An RC snubber ( $R_S = 5\Omega$  and  $C_S = 330$ pF) is required to improve the turn-off waveforms.

#### **Applications Information**

SiC FETs are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance ( $R_{DS(on)}$ ), output capacitance ( $C_{oss}$ ), gate charge ( $Q_G$ ), and reverse recovery charge ( $Q_{rr}$ ) leading to low conduction and switching losses. The SiC FETs also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode.

Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the FEt is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on SiC FET operation, see www.unitedsic.com.

#### Disclaimer

UnitedSiC reserves the right to change or modify any of the products and their inherent physical and technical specifications without prior notice. UnitedSiC assumes no responsibility or liability for any errors or inaccuracies within.


Information on all products and contained herein is intended for description only. No license, express or implied, to any intellectual property rights is granted within this document.

UnitedSiC assumes no liability whatsoever relating to the choice, selection or use of the UnitedSiC products and services described herein.



# TO-247-3L PACKAGE OUTLINE, PART MARKING AND TUBE SPECIFICATIONS

# **PACKAGE OUTLINE**




SYM	INC	HES	MILLIMETERS		
	MIN	MAX	MIN	MAX	
Α	0.185	0.209	4.699	5.309	
A1	0.087	0.102	2.21	2.61	
A2	0.059	0.098	1.499	2.489	
b	0.039	0.055	0.991	1.397	
b2	0.065	0.094	1.651	2.388	
b4	0.102	0.135	2.591	3.429	
С	0.015	0.035	0.381	0.889	
D	0.819	0.845	20.803	21.463	
D1	0.515	-	13.081	-	
D2	0.02	0.053	0.508	1.346	
E	0.61	0.64	15.494	16.256	
е	0.214	0.214 BSC		BSC	
E1	0.53	-	13.462	-	
E2	0.135	0.157	3.429	3.988	
L	0.78	0.8	19.812	20.32	
L1	ı	0.177	- 4.496		
ØΡ	0.14	0.144	3.556	3.658	
ØP1	0.278	0.291	7.061	7.391	
Q	0.212	0.244	5.385	6.198	
S	0.243	3 BSC	6.17 BSC		



# TO-247-3L PACKAGE OUTLINE, PART MARKING AND TUBE SPECIFICATIONS

#### **PART MARKING**



PART NUMBER = REFER TO
DS PN DECODER FOR DETAILS

X = ASSEMBLY SITE

YY = YEAR

WW = WORK WEEK

LLL = LOT ID

#### **PACKING TYPE**

**ANTI-STATIC TUBE** 

**QUANTITY /TUBE: 30 UNITS** 

#### **DISCLAIMER**

United Silicon Carbide, Inc. reserves the right to change or modify any of the products and their inherent physical and technical specifications without prior notice. United Silicon Carbide, Inc. assumes no responsibility or liability for any errors or inaccuracies within.

Information on all products and contained herein is intended for description only. No license, express or implied, to any intellectual property rights is granted within this document.

United Silicon Carbide, Inc. assumes no liability whatsoever relating to the choice, selection or use of the United Silicon Carbide, Inc. products and services described herein.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales