

SiC JFET Division

Is Now Part of



To learn more about onsemi™, please visit our website at www.onsemi.com

onsemi and ONSEMI. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/ or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall ind














DATASHEET

UF3C120040K3S



Part Number	Package	Marking
UF3C120040K3S	TO-247-3L	UF3C120040K3S









Silicon Carbide (SiC) Cascode JFET -EliteSiC, Power N-Channel, TO-247-3L, 1200 V, 35 mohm

Rev. D, Jan 2025

Description

This SiC FET device is based on a unique 'cascode' circuit configuration, in which a normally-on SiC JFET is co-packaged with a Si MOSFET to produce a normally-off SiC FET device. The device's standard gate-drive characteristics allows for a true "drop-in replacement" to Si IGBTs, Si FETs, SiC MOSFETs or Si superjunction devices. Available in the TO-247-3L package, this device exhibits ultralow gate charge and exceptional reverse recovery characteristics, making it ideal for switching inductive loads when used with recommended RC-snubbers, and any application requiring standard gate drive.

Features

- \bullet Typical on-resistance $R_{DS(on),typ}$ of $35m\Omega$
- Maximum operating temperature of 175°C
- Excellent reverse recovery
- Low gate charge
- Low intrinsic capacitance
- ESD protected, HBM class 2
- Very low switching losses (required RC-snubber loss negligible under typical operating conditions)
- AECQ Qualified

Typical applications

- EV charging
- PV inverters
- Switch mode power supplies
- Power factor correction modules
- Motor drives
- Induction heating













Maximum Ratings

Parameter	Symbol	Test Conditions	Value	Units
Drain-source voltage	V_{DS}		1200	V
Gate-source voltage	V_{GS}	DC	-25 to +25	V
Continuous drain current ¹		T _C = 25°C	65	Α
Continuous drain current	I _D	T _C = 100°C	47	Α
Pulsed drain current ²	I _{DM}	T _C = 25°C	175	Α
Single pulsed avalanche energy ³	E _{AS}	L=15mH, I _{AS} =4.2A	132.3	mJ
Power dissipation	P _{tot}	T _C = 25°C	429	W
Maximum junction temperature	$T_{J,max}$		175	°C
Operating and storage temperature	T_J, T_{STG}		-55 to 175	°C
Max. lead temperature for soldering, 1/8" from case for 5 seconds	T _L		250	°C

- 1. Limited by $T_{J,\text{max}}$
- 2. Pulse width t_p limited by $T_{J,max}$
- 3. Starting $T_J = 25^{\circ}C$

Thermal Characteristics

Parameter	Symbol	ol Test Conditions		Value		
Parameter	Symbol	rest Conditions	Min	Тур	Max	Units
Thermal resistance, junction-to-case	$R_{ heta$ JC			0.27	0.35	°C/W

Datasheet: UF3C120040K3S Rev. D, Jan 2025 2













Electrical Characteristics (T_J = +25°C unless otherwise specified)

Typical Performance - Static

Parameter	Symbol	Test Conditions		Units			
rai affictei	Symbol	rest Conditions	Min	Тур	Max	Offits	
Drain-source breakdown voltage	BV _{DS}	V_{GS} =0V, I_D =1mA	1200			V	
		V _{DS} =1200V,		8	150		
Total drain leakage current	l	$V_{GS}=0V, T_J=25$ °C					
Total di alli leakage cui Ferit	I _{DSS}	V _{DS} =1200V,		25		μА	
		$V_{GS}=0V, T_{J}=175^{\circ}C$		35			
Total gata loakaga surrent	I _{GSS}	V _{DS} =0V, T _J =25°C,		6	±20	μА	
Total gate leakage current		V _{GS} =-20V / +20V					
	R _{DS(on)}	$V_{GS} = 12V, I_D = 40A,$		35	45	mΩ	
		T _J =25°C					
Drain-source on-resistance		V_{GS} =12V, I_{D} =40A,		56			
Drain searce on resistance		T _J =125°C				11122	
		V_{GS} =12V, I_{D} =40A,		73			
		T _J =175°C		73			
Gate threshold voltage	$V_{G(th)}$	V_{DS} =5V, I_D =10mA	4	5	6	V	
Gate resistance	R_{G}	f=1MHz, open drain		4.5		Ω	

Typical Performance - Reverse Diode

Parameter	Symbol	Test Conditions		I lade		
			Min	Тур	Max	Units
Diode continuous forward current ¹	I _S	T _C =25°C			65	А
Diode pulse current ²	$I_{S,pulse}$	T _C =25°C			175	Α
Forward voltage	V_{FSD}	V _{GS} =0V, I _F =20A, T _J =25°C	1.5	2	V	
rorwaru voitage	▼FSD	V _{GS} =0V, I _F =20A, T _J =175°C		1.95		
Reverse recovery charge	Q _{rr}	V_R =800V, I_F =40A, V_{GS} =-5V, R_{G_EXT} =10 Ω		358		nC
Reverse recovery time	t _{rr}	di/dt=2400A/μs, T _J =25°C		25		ns
Reverse recovery charge	Q _{rr}	V_R =800V, I_F =40A, V_{GS} =-5V, R_{G_EXT} =10 Ω		259		nC
Reverse recovery time	t _{rr}	di/dt=2400A/μs, Τ _J =150°C		22		ns

Datasheet: UF3C120040K3S Rev. D, Jan 2025 3













Typical Performance - Dynamic

Doromotor	Symbol	Tost Conditions	Value			Units
Parameter	Symbol	Test Conditions -	Min	Тур	Max	Ullits
Input capacitance	C _{iss}	V _{DS} =100V, V _{GS} =0V		1500		
Output capacitance	C _{oss}	f=100kHz		210		pF
Reverse transfer capacitance	C_{rss}	1-100KH2		1.7		
Effective output capacitance, energy related	C _{oss(er)}	V _{DS} =0V to 800V, V _{GS} =0V		112		pF
Effective output capacitance, time related	C _{oss(tr)}	V_{DS} =0V to 800V, V_{GS} =0V		280		pF
C _{OSS} stored energy	E _{oss}	V _{DS} =800V, V _{GS} =0V		35.6		μЈ
Total gate charge	Q_{G}	V _{DS} =800V, I _D =40A,		51		
Gate-drain charge	Q_{GD}	$V_{GS} = -5V \text{ to } 15V$		11		nC
Gate-source charge	Q_{GS}	V _{GS} = -5V t015V —		19		
Turn-on delay time	$t_{d(on)}$	V_{DS} =800V, I_{D} =40A, Gate Driver =-5V to +15V, Turn-on $R_{G,EXT}$ =1 Ω ,		38		- ns
Rise time	t _r			26		
Turn-off delay time	t _{d(off)}			61		
Fall time	t _f			20		
Turn-on energy including R _S energy ⁴	E _{ON}	Turn-off R _{G,EXT} =22Ω Inductive Load,		1222		μ
Turn-off energy including R _S energy ⁴	E _{OFF}	FWD: same device with		227		
Total switching energy including R _s energy ⁴	E _{TOTAL}	V_{GS} = -5V and R_{G} = 22 Ω , RC snubber: R_{S} =5 Ω and		1449		
Snubber R _S energy during turn-on	E _{RS_ON}	C _S =220pF, T _J =25°C		7.3		
Snubber R _S energy during turn-off	E _{RS_OFF}			9.5		
Turn-on delay time	t _{d(on)}			37		
Rise time	t _r	V _{DS} =800V, I _D =40A, Gate		25		nc
Turn-off delay time	$t_{d(off)}$	Driver =-5V to +15V,		63		ns
Fall time	t _f	Turn-on $R_{G,EXT}=1\Omega$,		21		
Turn-on energy including R _S energy ⁴	E _{ON}	Turn-off $R_{G,EXT}$ =22 Ω Inductive Load, FWD: same device with V_{GS} = -5V and R_{G} = 22 Ω , RC snubber: R_{S} =5 Ω and C_{S} =220pF, T_{J} =150°C		1183		
Turn-off energy including R _S energy ⁴	E _{OFF}			261		
Total switching energy including R _S energy ⁴	E _{TOTAL}			1444		μЈ
Snubber R _S energy during turn-on	E _{RS_ON}			7.1		
Snubber R _S energy during turn-off	E _{RS_OFF}			9.5		

^{4.} The switching performance are evaluated with a RC snubber circuit as shown in Figure 24.





120

100











Typical Performance Diagrams



Drain Current, I_D (A) 80 --- Vgs = 15V Vgs = 10V 60 Vgs = 8V 40 - Vgs = 7V • Vgs = 6.5V 20 - Vgs = 6V 0 2 3 5 9 10 1 Drain-Source Voltage, $V_{DS}(V)$

Figure 1. Typical output characteristics at T_J = - 55°C, tp < 250 μ s

Figure 2. Typical output characteristics at $T_J = 25$ °C, tp < 250 μ s






Figure 3. Typical output characteristics at T_J = 175°C, tp < 250 μ s

Figure 4. Normalized on-resistance vs. temperature at V_{GS} = 12V and I_D = 40A




















Figure 5. Typical drain-source on-resistances at V_{GS} = 12V

Figure 6. Typical transfer characteristics at V_{DS} = 5V






Figure 7. Threshold voltage vs. junction temperature at V_{DS} = 5V and I_{D} = 10mA

Figure 8. Typical gate charge at V_{DS} = 800V and I_{D} = 40A
















Figure 9. 3rd quadrant characteristics at T_J = -55°C




Figure 10. 3rd quadrant characteristics at T_J = 25°C




Figure 11. 3rd quadrant characteristics at T_J = 175°C




Figure 12. Typical stored energy in C_{OSS} at $V_{GS} = 0V$

















70 60 50 40 30 20 -75 -50 -25 0 25 50 75 100 125 150 175 Case Temperature, T_c (°C)

Figure 13. Typical capacitances at f = 100kHz and $V_{GS} = 0V$

Figure 14. DC drain current derating



1 Thermal Impedance, $Z_{\theta JC}$ (°C/W) 0.1 D = 0.5D = 0.3D = 0.10.01 • D = 0.05 ··· D = 0.02 -D = 0.01Single Pulse 0.001 1.E-06 1.E-05 1.E-04 1.E-03 1.E-02 1.E-01 Pulse Time, t_p (s)

Figure 15. Total power dissipation

Figure 16. Maximum transient thermal impedance

















Qrr (nC) $V_{DS} = 800V, I_{S} = 40A,$ $di/dt = 2400A/\mu s$, $V_{GS} = -5V$, $R_G = 10\Omega$ Junction Temperature, T_J (°C)

Figure 17. Safe operation area at $T_C = 25$ °C, D = 0, Parameter t_p

Figure 18. Reverse recovery charge Qrr vs. junction temperture






Figure 19. Clamped inductive switching energy (a) and RC snubber energy loss (b) vs. drain current at TJ = 25°C, turn-on $R_{G_EXT} = 1\Omega$, and turn-off $R_{G_EXT} = 22\Omega$




















Figure 20. Clamped inductive switching turn-on energy including RC snubber energy loss (a) and RC snubber energy loss (b) as a function of total external turn-on gate resistor R_{G_EXT}






Figure 21. Clamped inductive switching turn-off energy including RC snubber energy loss (a) and RC snubber energy loss (b) as a function of total external turn-off gate resistor R_{G_EXT}




















Figure 22. Clamped inductive switching energy including RC snubber energy loss (a) and RC snubber energy loss (b) as a function of junction temperature at $I_D = 40A$






Figure 23. Clamped inductive switching energy including RC snubber energy loss (a) and RC snubber energy loss (b) as a function of snubber capacitance at I_D = 40A and T_J = 25°C
















Figure 24. Clamped inductive load switching test circuit An RC snubber ($R_S = 5\Omega$ and $C_S = 220$ pF) is required to improve the turn-off waveforms.

Applications Information

SiC FETs are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance ($R_{DS(on)}$), output capacitance (C_{oss}), gate charge (Q_G), and reverse recovery charge (Q_{rr}) leading to low conduction and switching losses. The SiC FETs also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode.

Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the FET is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on SiC FET operation, see www.unitedsic.com.

Disclaimer

UnitedSiC reserves the right to change or modify any of the products and their inherent physical and technical specifications without prior notice. UnitedSiC assumes no responsibility or liability for any errors or inaccuracies within.


Information on all products and contained herein is intended for description only. No license, express or implied, to any intellectual property rights is granted within this document.

UnitedSiC assumes no liability whatsoever relating to the choice, selection or use of the UnitedSiC products and services described herein.



TO-247-3L PACKAGE OUTLINE, PART MARKING AND TUBE SPECIFICATIONS

PACKAGE OUTLINE




SYM	INC	HES	MILLIMETERS		
	MIN	MAX	MIN	MAX	
Α	0.185	0.209	4.699	5.309	
A1	0.087	0.102	2.21	2.61	
A2	0.059	0.098	1.499	2.489	
b	0.039	0.055	0.991	1.397	
b2	0.065	0.094	1.651	2.388	
b4	0.102	0.135	2.591	3.429	
С	0.015	0.035	0.381	0.889	
D	0.819	0.845	20.803	21.463	
D1	0.515	-	13.081	-	
D2	0.02	0.053	0.508	1.346	
E	0.61	0.64	15.494 16.25		
е	0.214	4 BSC	5.44 BSC		
E1	0.53	-	13.462	-	
E2	0.135	0.157	3.429	3.988	
L	0.78	0.8	19.812	20.32	
L1	ı	0.177	- 4.496		
ØΡ	0.14	0.144	3.556 3.658		
ØP1	0.278	0.291	7.061	7.391	
Q	0.212	0.244	5.385	6.198	
S	0.243	3 BSC	6.17 BSC		



TO-247-3L PACKAGE OUTLINE, PART MARKING AND TUBE SPECIFICATIONS

PART MARKING



PART NUMBER = REFER TO
DS PN DECODER FOR DETAILS

X = ASSEMBLY SITE

YY = YEAR

WW = WORK WEEK

LLL = LOT ID

PACKING TYPE

ANTI-STATIC TUBE

QUANTITY /TUBE: 30 UNITS

DISCLAIMER

United Silicon Carbide, Inc. reserves the right to change or modify any of the products and their inherent physical and technical specifications without prior notice. United Silicon Carbide, Inc. assumes no responsibility or liability for any errors or inaccuracies within.

Information on all products and contained herein is intended for description only. No license, express or implied, to any intellectual property rights is granted within this document.

United Silicon Carbide, Inc. assumes no liability whatsoever relating to the choice, selection or use of the United Silicon Carbide, Inc. products and services described herein.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales