QOCVO

SiC JFET Division

Is Now Part of

Onsemi


To learn more about onsemi[™], please visit our website at <u>www.onsemi.com</u>

onsemi and ONSEMI. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/ or specifications can and do vary in different applications and actal performance may vary over time. All opreating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death asso



DATASHEET

UF3C170400B7S



Part Number	Package	Marking
UF3C170400B7S	D ² PAK-7L	UF3C170400B7S



Silicon Carbide (SiC) Cascode JFET -EliteSiC, Power N-Channel, D2PAK-7L, 1700 V, 410 mohm

Learn

More

Rev. C, January 2025

Description

This SiC FET device is based on a unique 'cascode' circuit configuration, in which a normally-on SiC JFET is co-packaged with a Si MOSFET to produce a normally-off SiC FET device. The device's standard gatedrive characteristics allows for a true "drop-in replacement" to Si IGBTs, Si FETs, SiC MOSFETs or Si superjunction devices. Available in the D²PAK-7L package, this device exhibits ultra-low gate charge and exceptional reverse recovery characteristics, making it ideal for switching inductive loads, and any application requiring standard gate drive.

Features

- On-resistance $R_{DS(on)}$: 410m Ω (typ)
- Operating temperature: 175°C (max)
- Excellent reverse recovery: Q_{rr} = 70nC
- Low body diode V_{FSD}: 1.5V
- Low gate charge: Q_G = 23.1nC
- Low intrinsic capacitance
- ESD protected: HBM class 2 and CDM class C3
- AECQ Qualified

Typical applications

- Switching power supplies
- Auxiliary power supplies
- Load switches





Maximum Ratings

Parameter	Symbol	Test Conditions	Value	Units
Drain-source voltage	V _{DS}		1700	V
Gate-source voltage	V _{GS}	DC	-25 to +25	V
Continuous drain current ¹	1	T _C = 25°C	7.6	А
Continuous drain current	ID	T _C = 100°C	5.9	А
Pulsed drain current ²	I _{DM}	T _C = 25°C	14	А
Single pulsed avalanche energy ³	E _{AS}	L=15mH, I _{AS} =1.25A	11.7	mJ
Power dissipation	P _{tot}	T _C = 25°C	100	W
Maximum junction temperature	T _{J,max}		175	°C
Operating and storage temperature	T _J , T _{STG}		-55 to 175	°C
Reflow soldering temperature	T _{solder}	reflow MSL 1	245	°C

1. Limited by $T_{J,max}$

2. Pulse width t_{p} limited by $T_{J,\text{max}}$

3. Starting $T_J = 25^{\circ}C$

Thermal Characteristics

Darameter	Symbol Test Conditions		Value			Units	
Parameter	Symbol Test Conditions	Test Conditions	Min	Тур	Max	Units	
Thermal resistance, junction-to-case	$R_{\theta JC}$			1.2	1.5	°C/W	



Electrical Characteristics (T_J = +25°C unless otherwise specified)

Typical Performance - Static

Parameter	Symphol	Test Conditions	Value			11.20	
Parameter	Symbol	lest Conditions	Min	Тур	Max	- Units	
Drain-source breakdown voltage	BV _{DS}	V _{GS} =0V, I _D =1mA	1700			V	
Total duain lookaga guurant		V _{DS} =1700V, V _{GS} =0V, T _J =25°C		1.5	60		
Total drain leakage current	I _{DSS}	V _{DS} =1700V, V _{GS} =0V, T _J =175°C		5.5		μA	
Total gate leakage current	I _{GSS}	V _{DS} =0V, T _J =25°C, V _{GS} =-20V / +20V		6	±20	μA	
	R _{DS(on)}	V _{GS} =12V, I _D =5A, T _J =25°C		410	515		
Drain-source on-resistance		V _{GS} =12V, I _D =5A, T _J =125°C		780		mΩ	
		V _{GS} =12V, I _D =5A, T _J =175°C	1070				
Gate threshold voltage	V _{G(th)}	V_{DS} =5V, I_{D} =10mA	3	4.7	6	V	
Gate resistance	R _G	f=1MHz, open drain		4.1		Ω	

Typical Performance - Reverse Diode

Parameter	Symphol	Test Conditions		Value			
Parameter	Symbol	Test Conditions	Min	Тур	Max	– Units	
Diode continuous forward current ¹	ا _s	T _C =25°C			7.6	А	
Diode pulse current ²	I _{S,pulse}	T _c =25°C			14	А	
Forward voltage	V _{FSD}	V _{GS} =0V, I _S =2A, T _J =25°C		1.5	1.75	V	
Torward voltage	• FSD	V _{GS} =0V, I _S =2A, T _J =175°C		2.4		•	
Reverse recovery charge	Q _{rr}	V_{DS} =1200V, I _S =5A, V _{GS} =-5V, R _{G_EXT} =10Ω		70		nC	
Reverse recovery time	t _{rr}	di/dt=4000A/µs, T_=25°C		29		ns	
Reverse recovery charge	Q _{rr}	V_{DS} =1200V, I _S =5A, V _{GS} =-5V, R _{G_EXT} =10Ω		67		nC	
Reverse recovery time	t _{rr}	di/dt=4000A/µs, T_=150°C		27		ns	





Typical Performance - Dynamic

Deveneter	r Symbol Test Conditions		Value			11.21.
Parameter	Symbol	lest Conditions –	Min	Тур	Max	Units
Input capacitance	C _{iss}	- V _{DS} =1200V, V _{GS} =0V		734		
Output capacitance	C _{oss}	f=100kHz		13.6		pF
Reverse transfer capacitance	C _{rss}	1-100KHZ		2		
Effective output capacitance, energy related	C _{oss(er)}	V _{DS} =0V to 1200V, V _{GS} =0V		15.5		pF
Effective output capacitance, time related	C _{oss(tr)}	V_{DS} =0V to 1200V, V_{GS} =0V		28		pF
C _{OSS} stored energy	E _{oss}	V _{DS} =1200V, V _{GS} =0V		11.2		μJ
Total gate charge	Q _G	– V _{DS} =1200V, I _D =5A, –		23.1		
Gate-drain charge	Q_{GD}	$V_{DS} = 1200 \text{ V}, \text{ I}_D = 3\text{ A},$ $V_{GS} = 0\text{ V to } 15\text{ V}$		6.5		nC
Gate-source charge	Q_{GS}			5.6		
Turn-on delay time	t _{d(on)}	V _{DS} =1200V, I _D =5A, Gate Driver = 0V to +15V,		43		
Rise time	t _r			16		20
Turn-off delay time	$t_{d(off)}$			102		ns
Fall time	t _f	R _{G,EXT} =50Ω, Inductive Load,		27.5		
Turn-on energy	E _{ON}	FWD: 2x UJ3D1202TS		143		
Turn-off energy	E _{OFF}	in series, T _J =25°C		29		μJ
Total switching energy	E _{TOTAL}			172		
Turn-on delay time	t _{d(on)}			33		
Rise time	t _r	V _{DS} =1200V, I _D =5A, Gate		15		
Turn-off delay time	$t_{d(off)}$	Driver =0V to +15V, $R_{G,EXT}$ =50 Ω ,		99		ns
Fall time	t _f			35		
Turn-on energy	E _{ON}	Inductive Load, FWD: 2x UJ3D1202TS		127		
Turn-off energy	E _{OFF}	in series, T _J =150°C		27		μJ
Total switching energy	E _{TOTAL}			154		

Typical Performance Diagrams





Figure 1. Typical output characteristics at $T_{\rm J}$ = - 55°C, tp < 250 μs



Spice Models

Contact

Learn

More

Buy Online

FET-Jet

Calculato

III

Figure 2. Typical output characteristics at T_J = 25°C, tp < 250 μ s




Figure 3. Typical output characteristics at T_J = 175° C, tp < 250μ s




Figure 4. Normalized on-resistance vs. temperature at V_{GS} = 12V and I_D = 5A





Figure 5. Typical drain-source on-resistances at V_{GS} = 12V



Spice Models

Contact

Learn

More

Buy Online

FET-Jet Calculator

Ħ

Figure 6. Typical transfer characteristics at V_{DS} = 5V




Figure 7. Threshold voltage vs. junction temperature at V_{DS} = 5V and I_{D} = 10mA




Figure 8. Typical gate charge at V_{DS} = 1200V and I_{D} = 5A




Figure 9. 3rd quadrant characteristics at $T_J = -55^{\circ}C$





Figure 11. 3rd quadrant characteristics at T_J = 175°C



Spice Models

Contact

Learn

More

Buy Online

FET-Jet Calculator

Ħ

Figure 10. 3rd quadrant characteristics at $T_J = 25^{\circ}C$




Figure 12. Typical stored energy in C_{OSS} at V_{GS} = 0V





Figure 13. Typical capacitances at f = 100kHz and V_{GS} = 0V



Spice Models

Contact

Sales

Learn

More

Buy Online

FET-Jet Calculator

Ħ

Figure 14. DC drain current derating




Figure 15. Total power dissipation




Figure 16. Maximum transient thermal impedance





Figure 17. Safe operation area at T_{C} = 25°C, D = 0, Parameter $t_{\rm p}$

 $V_{GS} = 0V/15V, R_{G_{EXT}} = 50\Omega,$



Spice

Models

Contact

Sales

Learn

More


Buy Online

FET-Jet

Calculato

Ħ

Figure 18. Reverse recovery charge Qrr vs. junction temperature



5. Figure 20. Clamped inductive switching energy vs. junction temperature at V_{DS} = 1200V and I_D = 5A




Figure 19. Clamped inductive switching energy vs. drain current at V_{DS} = 1200V and T_J = 25°C

250



Buy

Online

Spice Models Contact

Learn

More




Figure 21. Clamped inductive switching turn-on energy vs. gate resistor $R_{G_{\rm EXT}}$




Figure 22. Clamped inductive switching turn-off energy vs. gate resistor $R_{G EXT}$

Applications Information

SiC FETs are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance ($R_{DS(on)}$), output capacitance (C_{oss}), gate charge (Q_G), and reverse recovery charge (Q_{rr}) leading to low conduction and switching losses. The SiC FETs also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode.

Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the FET is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on SiC FET operation, see www.unitedsic.com.

A snubber circuit with a small $R_{(G)}$, or gate resistor, provides better EMI suppression with higher efficiency compared to using a high $R_{(G)}$ value. There is no extra gate delay time when using the snubber circuitry, and a small $R_{(G)}$ will better control both the turn-off $V_{(DS)}$ peak spike and ringing duration, while a high $R_{(G)}$ will damp the peak spike but result in a longer delay time. In addition, the total switching loss when using a snubber circuit is less than using high $R_{(G)}$, while greatly reducing $E_{(OFF)}$ from mid-to-full load range with only a small increase in $E_{(ON)}$. Efficiency will therefore improve with higher load current. For more information on how a snubber circuit will improve overall system performance, visit the UnitedSiC website at www.unitedsic.com






Important notice

The information contained herein is believed to be reliable; however, Qorvo makes no warranties regarding the information contained herein and assumes no responsibility or liability whatsoever for the use of the information contained herein. All information contained herein is subject to change without notice. Customers should obtain and verify the latest relevant information before placing orders for Qorvo products. The information contained herein or any use of such information does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other intellectual property rights, whether with regard to such information itself or anything described by such information. THIS INFORMATION DOES NOT CONSTITUTE A WARRANTY WITH RESPECT TO THE PRODUCTS DESCRIBED HEREIN, AND QORVO HEREBY DISCLAIMS ANY AND ALL WARRANTIES WITH RESPECT TO SUCH PRODUCTS WHETHER EXPRESS OR IMPLIED BY LAW, COURSE OF DEALING, COURSE OF PERFORMANCE, USAGE OF TRADE OR OTHERWISE, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Without limiting the generality of the foregoing, Qorvo products are not warranted or authorized for use as critical components in medical, life-saving, or life-sustaining applications, or other applications where a failure would reasonably be expected to cause severe personal injury or death.



PACKAGE OUTLINE



	7L-D2PAK						
SYM	M	М	IN	СН			
SIM	Min	Max	Min	Max			
A	4.30	4.56	.169	.180			
A1	0.00	0.25	.000	.010			
A2	2.45	2.75	.096	.108			
b	0.50	0.70	.020	.028			
b1	0.50		.020	-			
с	0.40	0.60	.016	.024			
c1	0.40		.016				
c2	1.20	1.40	.047	.055			
D	8.93	9.23	.352	.363			
D1	4.65	4.95	.183	.195			
D2	7.90	8.10	.311	.319			
e	1.27	BSC	.050 BSC				
E	10.08	10.28	.397	.405			
E1	6.82	7.62	.269	.300			
E2	6.50	8.60	.256	.339			
E3	3.50	3.70	.138	.146			
н	15.00	16.00	.591	.630			
H1	6.68	6.88	.263	.271			
H3	7.3	REF.	.287	REF			
L	1.90	2.50	.075	.098			
L1	0.98	1.42	.039	.056			
L3	0.25	BSC	.0098	BSC			
L4	5.22	REF	.205	REF			
ØP1	0.65	0.85	.026	.033			
ØP2	1.40	1.60	.055	.063			


Notes:

- 1. GENERAL TOLERANCE: ±0.1 unless otherwise specified
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. PACKAGE BODY SIDES EXCLUDE MOLD FLASH AND GATE BURRS.
- 4. DIMENSION L IS MEASURED IN GAUGE LINE.
- 5. CONVERTED INCH DIMENSIONS ARE NOT NECESSARILY EXACT.
- 6. DIMENSION c1 AND b1 APPLIES TO BASE METAL ONLY



TO263-7L (D2PAK-7L) PACKAGE OUTLINE, PA MARKING, TAPE AND REEL SPECIFICATION	ART	Page 2 of 4
DS_TO_263_7L		Rev D


PART MARKING





PACKING TYPE

Carrier Tape




UNIT: MM

PACKAGE	AO	BO	KO	DO	D1	E	E1	E2	P0	P1	P2	Т
D2PAK (24 mm)	10.80 ±0.10	16.30 ±0.10	4.70 ±0.10	1.50 ±0.10	1.50 +0.1 -0	24.00 ±0.30	1.75 ±0.10	11.50 ±0.10	16.00 ±0.10	4.00 ±0.10	2.00 ±0.10	0.35 ±0.10

Exte	erior	size	
-	W1	16.9±0.1	
Spec 1	W2	1.3±0.1	
	W3	1.0±0.1	
-	W1	17.2±0.1	0
Spec 2	W2	1.8±0.1	Б
2	W3	0.85±0.1	\bigcirc

<u>Reel</u>



All dimensions in millimeters Anti-Static Tape and Rell (T&R) Quantity per Reel: 800 units



TO263-7L (D2PAK-7L) PACKAGE OUTLINE, MARKING, TAPE AND REEL SPECIFICATION	PART	Page 4 of 4
DS_TO_263_7L		Rev D

DISCLAIMER

The information contained herein is believed to be reliable; however, Qorvo makes no warranties regarding the information contained herein and assumes no responsibility or liability whatsoever for the use of the information contained herein. All information contained herein is subject to change without notice. Customers should obtain and verify the latest relevant information before placing orders for Qorvo products. The information contained herein, or any use of such information does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other intellectual property rights, whether with regards to such information itself or anything described by such information. THIS INFORMATION DOES NOT CONSTITUTE A WARRANTY WITH RESPECT TO THE PRODUCTS DESCRIBED HEREIN, AND QORVO HEREBY DISCLAIMS ANY AND ALL WARRANTIES WITH RESPECT TO SUCH PRODUCTS WHETHER EXPRESS OR IMPLIED BY LAW, COURSE OF DEALING, COURSE OF PERFORMANCE, USAGE OF TRADE OR OTHERWISE, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Without limiting the generality of the foregoing, Qorvo products are not warranted or authorized for use as critical components in medical, lifesaving, or life-sustaining applications, or other applications where a failure would reasonably be expected to cause severe personal injury or death.

REVISION HISTORY

Revision	Create Date (mm/dd/yyyy)	Description of Change	Initiator of Change
С	11/06/2023	Updated to Qorvo template Updated Package outline drawing based latest drawing revision	Glenn Galang
D	05/21/2024	Added illustration of device orientation on carrier tape (page 3)	Glenn Galang

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>