

SiC JFET Division

Is Now Part of



To learn more about onsemi™, please visit our website at www.onsemi.com

onsemi and ONSEMI. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/ or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application,


















UF3SC065030B7S



Part Number	Package	Marking
UF3SC065030B7S	D ² PAK-7L	UF3SC065030B7S







Silicon Carbide (SiC) Cascode JFET -EliteSiC, Power N-Channel, D2PAK-7L, 650 V, 27 mohm

Rev. C, January 2025

Description

This SiC FET device is based on a unique 'cascode' circuit configuration, in which a normally-on SiC JFET is co-packaged with a Si MOSFET to produce a normally-off SiC FET device. The device's standard gate-drive characteristics allows for a true "drop-in replacement" to Si IGBTs, Si FETs, SiC MOSFETs or Si superjunction devices. Available in the $D^2 PAK\- TL$ package, this device exhibits ultra-low gate charge and exceptional reverse recovery characteristics, making it ideal for switching inductive loads , and any application requiring standard gate drive

Features

- On-resistance $R_{DS(on)}$: $27m\Omega$ (typ)
- Operating temperature: 175°C (max)
- Excellent reverse recovery: Q_{rr} = 425nC
- Low body diode V_{FSD}: 1.3V
- Low gate charge: Q_G = 43nC
- Threshold voltage V_{G(th)}: 5V (typ) allowing 0 to 15V drive
- Package creepage and clearance distance > 6.1mm
- Kelvin source pin for optimized switching performance
- ESD protected, HBM class 2

Typical applications

Any controlled environment such as

- Telecom and Server Power
- Industrial power supplies
- Power factor correction modules
- Motor drives
- Induction heating















Maximum Ratings

Parameter	Symbol	Test Conditions	Value	Units
Drain-source voltage	V_{DS}		650	V
Gate-source voltage	V_{GS}	DC	-25 to +25	V
Continuous drain current ¹		T _C = 25°C	62	Α
Continuous drain current	ID	T _C = 100°C	44	Α
Pulsed drain current ²	I _{DM}	T _C = 25°C	230	Α
Single pulsed avalanche energy ³	E _{AS}	L=15mH, I _{AS} =4A	120	mJ
Power dissipation	P _{tot}	T _C = 25°C	214	W
Maximum junction temperature	$T_{J,max}$		175	°C
Operating and storage temperature	T_J,T_STG		-55 to 175	°C
Reflow soldering temperature	T_{solder}	reflow MSL 3	245	°C

- 1. Limited by $T_{J,max}$
- 2. Pulse width t_p limited by $T_{J,max}$
- 3. Starting $T_J = 25^{\circ}C$

Thermal Characteristics

Darameter	Symbol	Test Conditions		Value		Units
Parameter	Symbol Test Conditions	Min	Тур	Max		
Thermal resistance, junction-to-case	$R_{\theta JC}$			0.54	0.7	°C/W















Electrical Characteristics (T_J = +25°C unless otherwise specified)

Typical Performance - Static

Parameter	Symbol	Test Conditions	ions		Value Typ Max	
Parameter		rest Conditions	Min	Тур		
Drain-source breakdown voltage	BV _{DS}	V_{GS} =0V, I_D =1mA	650			V
Total drain leakage current		V _{DS} =650V, V _{GS} =0V, T _J =25°C		6	150	^
Total drain leakage current	I _{DSS}	V _{DS} =650V, V _{GS} =0V, T _J =175°C		30		μΑ
Total gate leakage current	I _{GSS}	V _{DS} =0V, T _J =25°C, V _{GS} =-20V / +20V		6	±20	μА
		V_{GS} =12V, I_{D} =40A, T_{J} =25°C		27	35	
Drain-source on-resistance	R _{DS(on)}	V _{GS} =12V, I _D =40A, T _J =125°C		36		mΩ
		V _{GS} =12V, I _D =40A, T _J =175°C		43		
Gate threshold voltage	$V_{G(th)}$	V_{DS} =5V, I_{D} =10mA	4	5	6	V
Gate resistance	R_{G}	f=1MHz, open drain		4.5		Ω

Typical Performance - Reverse Diode

Parameter	Symbol	Test Conditions	Value			Units
Parameter	Symbol	rest Conditions	Min	Тур	Max	Units
Diode continuous forward current ¹	I _S	T _C =25°C			62	А
Diode pulse current ²	I _{S,pulse}	T _C =25°C			230	Α
Forward voltage	V_{FSD}	V _{GS} =0V, I _S =20A, T _J =25°C		1.3	1.4	V
To ward voltage	V FSD	V _{GS} =0V, I _S =20A, T _J =175°C		1.35		•
Reverse recovery charge	Q _{rr}	V_R =400V, I_S =50A, V_{GS} =-5V, R_{G_EXT} =10 Ω		425		nC
Reverse recovery time	t _{rr}	di/dt=2650A/μs, T _J =25°C		25		ns
Reverse recovery charge	Q _{rr}	V_R =400V, I_S =50A, V_{GS} =-5V, R_{G_EXT} =10 Ω		280		nC
Reverse recovery time	t _{rr}	di/dt=2650A/μs, Τ _J =150°C		20		ns













Typical Performance - Dynamic

Danama et an			Value			Units	
Parameter	Symbol	Symbol Test Conditions		Тур	Max	Units	
Input capacitance	C_{iss}	V _{DS} =100V, V _{GS} =0V		1500			
Output capacitance	C_{oss}	f=100kHz		320		pF	
Reverse transfer capacitance	C_{rss}	1-100KHZ		2.3			
Effective output capacitance, energy related	$C_{oss(er)}$	V_{DS} =0V to 400V, V_{GS} =0V		230		pF	
Effective output capacitance, time related	$C_{oss(tr)}$	V_{DS} =0V to 400V, V_{GS} =0V		520		pF	
C _{OSS} stored energy	E_{oss}	V _{DS} =400V, V _{GS} =0V		18.5		μЈ	
Total gate charge	Q_G	V _{DS} =400V, I _D =40A,		43		nC	
Gate-drain charge	Q_{GD}	$V_{DS} = -5V \text{ to } 12V$		11			
Gate-source charge	Q_{GS}	VGS - SV tO 12V		19			
Turn-on delay time	$t_{d(on)}$	V_{DS} =400V, I_D =40A, Gate Driver =-5V to +12V, Turn-on $R_{G,EXT}$ =8.5 Ω ,		25		- ns	
Rise time	t_r			28			
Turn-off delay time	t _{d(off)}			45			
Fall time	t _f	Turn-off $R_{G,EXT}$ =22 Ω		11			
Turn-on energy	E _{ON}	Inductive Load, FWD: same device with		334		μЈ	
Turn-off energy	E _{OFF}	$V_{GS} = -5V, R_G = 22\Omega,$		90			
Total switching energy	E _{TOTAL}	T _J =25°C		424			
Turn-on delay time	t _{d(on)}	V _{DS} =400V, I _D =40A, Gate		23			
Rise time	t _r	Driver =-5V to +12V,		26]	
Turn-off delay time	t _{d(off)}	Turn-on $R_{G,EXT}$ =8.5 Ω ,		46		- ns	
Fall time	t _f	Turn-off R _{G,EXT} =22Ω Inductive Load, FWD: same device with		9			
Turn-on energy	E _{ON}			308			
Turn-off energy	E _{OFF}	$V_{GS} = -5V, R_G = 22\Omega,$		75		μJ	
Total switching energy	E _{TOTAL}	T _J =150°C		383			















Typical Performance Diagrams





Figure 1. Typical output characteristics at $T_J = -55$ °C, tp < 250 μ s

Figure 2. Typical output characteristics at $T_J = 25$ °C, tp < 250µs






Figure 3. Typical output characteristics at T_J = 175°C, tp < 250 μ s

Figure 4. Normalized on-resistance vs. temperature at V_{GS} = 12V and I_D = 40A




















Figure 5. Typical drain-source on-resistances at V_{GS} = 12V

Figure 6. Typical transfer characteristics at V_{DS} = 5V






Figure 7. Threshold voltage vs. junction temperature at V_{DS} = 5V and I_{D} = 10mA

Figure 8. Typical gate charge at V_{DS} = 400V and I_{D} = 40A


















Figure 9. 3rd quadrant characteristics at $T_J = -55$ °C




Figure 10. 3rd quadrant characteristics at $T_J = 25$ °C




Figure 11. 3rd quadrant characteristics at $T_J = 175$ °C




Figure 12. Typical stored energy in C_{OSS} at $V_{GS} = 0V$



















70 60 60 10 10 -75 -50 -25 0 25 50 75 100 125 150 175 Case Temperature, T_C (°C)

Figure 13. Typical capacitances at f = 100kHz and V_{GS} = 0V

Figure 14. DC drain current derating



Thermal Impedance, Z_{θJC} (°C/W) 0.1 **-** D = 0.5 D = 0.3D = 0.1 - D = 0.05 0.01 ·· D = 0.02 -D = 0.01Single Pulse 0.001 1.E-05 1.E-04 1.E-03 1.E-02 1.E-01 1.E-06 Pulse Time, t_p (s)

Figure 15. Total power dissipation

Figure 16. Maximum transient thermal impedance
















Figure 17. Safe operation area at T_C = 25°C, D = 0, Parameter t_p




Figure 19. Clamped inductive switching turn-on energy vs. R_{G,EXT_ON}




Figure 18. Clamped inductive switching energy vs. drain current at $T_1 = 25$ °C




Figure 20. Clamped inductive switching turn-off energy vs. $R_{G,EXT\ OFF}$





















Figure 21. Clamped inductive switching energy vs. junction temperature at V_{DS} = 400V and I_D = 40A

Figure 22. Reverse recovery charge Qrr vs. junction temperature

Applications Information

SiC FETs are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance $(R_{DS(on)})$, output capacitance (C_{oss}) , gate charge (Q_G) , and reverse recovery charge (Q_{rr}) leading to low conduction and switching losses. The SiC FETs also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode.

Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the FET is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on SiC FET operation, see www.unitedsic.com.

A snubber circuit with a small $R_{(G)}$, or gate resistor, provides better EMI suppression with higher efficiency compared to using a high $R_{(G)}$ value. There is no extra gate delay time when using the snubber circuitry, and a small $R_{(G)}$ will better control both the turn-off $V_{(DS)}$ peak spike and ringing duration, while a high $R_{(G)}$ will damp the peak spike but result in a longer delay time. In addition, the total switching loss when using a snubber circuit is less than using high $R_{(G)}$, while greatly reducing $E_{(OFF)}$ from mid-to-full load range with only a small increase in $E_{(ON)}$. Efficiency will therefore improve with higher load current. For more information on how a snubber circuit will improve overall system performance, visit the UnitedSiC website at www.unitedsic.com
















Important notice

The information contained herein is believed to be reliable; however, Qorvo makes no warranties regarding the information contained herein and assumes no responsibility or liability whatsoever for the use of the information contained herein. All information contained herein is subject to change without notice. Customers should obtain and verify the latest relevant information before placing orders for Qorvo products. The information contained herein or any use of such information does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other intellectual property rights, whether with regard to such information itself or anything described by such information. THIS INFORMATION DOES NOT CONSTITUTE A WARRANTY WITH RESPECT TO THE PRODUCTS DESCRIBED HEREIN, AND QORVO HEREBY DISCLAIMS ANY AND ALL WARRANTIES WITH RESPECT TO SUCH PRODUCTS WHETHER EXPRESS OR IMPLIED BY LAW, COURSE OF DEALING, COURSE OF PERFORMANCE, USAGE OF TRADE OR OTHERWISE, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Without limiting the generality of the foregoing, Qorvo products are not warranted or authorized for use as critical components in medical, life-saving, or life-sustaining applications, or other applications where a failure would reasonably be expected to cause severe personal injury or death.



TO263-7L (D2PAK-7L) PACKAGE OUTLINE, MARKING, TAPE AND REEL SPECIFICATION	PART	Page 1 of 4
DS TO 263 71		Rev D

PACKAGE OUTLINE



	7L-D2PAK				
SYM	М	М	IN	CH	
31141	Min	Max	Min	Max	
Α	4.30	4.56	.169	.180	
A1	0.00	0.25	.000	.010	
A2	2.45	2.75	.096	.108	
b	0.50	0.70	.020	.028	
b1	0.50	-	.020	-	
С	0.40	0.60	.016	.024	
c1	0.40		.016		
c2	1.20	1.40	.047	.055	
D	8.93	9.23	.352	.363	
D1	4.65	4.95	.183	.195	
D2	7.90	8.10	.311	.319	
e	1.27	BSC	.050 BSC		
E	10.08	10.28	.397	.405	
E1	6.82	7.62	.269	.300	
E2	6.50	8.60	.256	.339	
E3	3.50	3.70	.138	.146	
Н	15.00	16.00	.591	.630	
H1	6.68	6.88	.263	.271	
H3	7.31	REF.	.287	REF	
L	1.90	2.50	.075	.098	
L1	0.98	1.42	.039	.056	
L3	0.25	BSC	.0098	BSC	
L4	5.22	REF	.205	REF	
ØP1	0.65	0.85	.026	.033	
ØP2	1.40	1.60	.055	.063	


Notes:

- 1. GENERAL TOLERANCE: ±0.1 unless otherwise specified
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. PACKAGE BODY SIDES EXCLUDE MOLD FLASH AND GATE BURRS.
- 4. DIMENSION LIS MEASURED IN GAUGE LINE.
- 5. CONVERTED INCH DIMENSIONS ARE NOT NECESSARILY EXACT.
- 6. DIMENSION c1 AND b1 APPLIES TO BASE METAL ONLY



TO263-7L (D2PAK-7L) PACKAGE OUTLINE, PART MARKING, TAPE AND REEL SPECIFICATION	Page 2 of 4
DS_TO_263_7L	Rev D

PART MARKING



Template: FOR-000530 Rev G



TO263-7L	(D2PAK-7L)	PACKAGE	OUTLINE,	PART
MARKING,	TAPE AND RE	EL SPECIFIC	ATION	

TO 000 7


Page **3** of **4**

Rev D

DS_TO_263_7L


PACKING TYPE

Carrier Tape



Ext	erior	size	
	W1	16.9±0.1	
Spec	W2	1.3±0.1	
'	W3	1.0±0.1	
	W1	17.2±0.1	(1)
Spec 2	W2	1.8±0.1	(b)
	W3	0.85±0.1	0

Reel



All dimensions in millimeters Anti-Static Tape and Rell (T&R) Quantity per Reel: 800 units



DISCLAIMER

The information contained herein is believed to be reliable; however, Qorvo makes no warranties regarding the information contained herein and assumes no responsibility or liability whatsoever for the use of the information contained herein. All information contained herein is subject to change without notice. Customers should obtain and verify the latest relevant information before placing orders for Qorvo products. The information contained herein, or any use of such information does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other intellectual property rights, whether with regards to such information itself or anything described by such information. THIS INFORMATION DOES NOT CONSTITUTE A WARRANTY WITH RESPECT TO THE PRODUCTS DESCRIBED HEREIN, AND QORVO HEREBY DISCLAIMS ANY AND ALL WARRANTIES WITH RESPECT TO SUCH PRODUCTS WHETHER EXPRESS OR IMPLIED BY LAW, COURSE OF DEALING, COURSE OF PERFORMANCE, USAGE OF TRADE OR OTHERWISE, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Without limiting the generality of the foregoing, Qorvo products are not warranted or authorized for use as critical components in medical, lifesaving, or life-sustaining applications, or other applications where a failure would reasonably be expected to cause severe personal injury or death.

REVISION HISTORY

Revision	Create Date (mm/dd/yyyy)	Description of Change	Initiator of Change
С	11/06/2023	Updated to Qorvo template Updated Package outline drawing based latest drawing revision	Glenn Galang
D	05/21/2024	Added illustration of device orientation on carrier tape (page 3)	Glenn Galang

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales