

SiC JFET Division

Is Now Part of



To learn more about onsemi™, please visit our website at www.onsemi.com

onsemi and ONSEMI. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/ or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application,
















UF3SC120009K4S



Part Number	Package	Marking
UF3SC120009K4S	TO-247-4L	UF3SC120009K4S









Silicon Carbide (SiC) Cascode JFET -EliteSiC, Power N-Channel, TO-247-4L, 1200 V, 8.6 mohm

Rev. C, January 2025

Description

This SiC FET device is based on a unique 'cascode' circuit configuration, in which a normally-on SiC JFET is co-packaged with a Si MOSFET to produce a normally-off SiC FET device. The device's standard gate-drive characteristics allows for a true "drop-in replacement" to Si IGBTs, Si FETs, SiC MOSFETs or Si superjunction devices. Available in the TO-247-4L package, this device exhibits ultra-low gate charge and exceptional reverse recovery characteristics, making it ideal for switching inductive loads , and any application requiring standard gate drive.

Features

- Typical on-resistance R_{DS(on),typ} of 8.6mΩ
- Maximum operating temperature of 175°C
- Excellent reverse recovery
- Low gate charge
- Low intrinsic capacitance
- ESD protected, HBM class 2
- TO-247-4L package for faster switching, clean gate waveforms
- AECQ Qualified

Typical applications

- EV charging
- PV inverters
- Switch mode power supplies
- Power factor correction modules
- Motor drives
- Induction heating













Maximum Ratings

Parameter	Symbol	Test Conditions	Value	Units
Drain-source voltage	V_{DS}		1200	V
Gate-source voltage	V_{GS}	DC	-20 to +20	V
Continuous drain current ¹	I _D	T _C < 110°C	120	Α
Pulsed drain current ²	I _{DM}	T _C = 25°C	550	Α
Single pulsed avalanche energy ³	E _{AS}	L=15mH, I _{AS} =8.6A	555	mJ
Power dissipation	P _{tot}	T _C = 25°C	789	W
Maximum junction temperature	$T_{J,max}$		175	°C
Operating and storage temperature	T_J, T_{STG}		-55 to 175	°C

- 1. Limited by bondwires
- 2. Pulse width t_p limited by $T_{J,max}$
- 3. Starting $T_J = 25$ °C

Thermal Characteristics

Darameter	Symbol	Test Conditions	Value			Limita
Parameter			Min	Тур	Max	Units
Thermal resistance, junction-to-case	$R_{ heta$ JC			0.15	0.19	°C/W













Electrical Characteristics (T_J = +25°C unless otherwise specified)

Typical Performance - Static

Parameter	Symbol	Test Conditions	Value			Units
rai affictei			Min	Тур	Max	Offics
Drain-source breakdown voltage	BV _{DS}	V_{GS} =0V, I_D =1mA	1200			V
		V _{DS} =1200V,		6	600	
Total drain leakage current	la	$V_{GS}=0V, T_J=25$ °C				μΑ
Total di alli leakage cui Ferit	I _{DSS}	V _{DS} =1200V,		<i>(</i> E		
		$V_{GS}=0V, T_{J}=175^{\circ}C$		65		
Total gate leakage current	I _{GSS}	V _{DS} =0V, T _J =25°C,		5	±20	μА
Total gate leakage cult ent		V _{GS} =-20V / +20V				
	R _{DS(on)}	V_{GS} =12V, I_{D} =100A,		8.6	11	mΩ
		T _J =25°C				
Drain-source on-resistance		V _{GS} =12V, I _D =100A,		13.5		
Drain source on resistance		T _J =125°C				
		V_{GS} =12V, I_{D} =100A,		18.2		
		T _J =175°C				
Gate threshold voltage	$V_{G(th)}$	V_{DS} =5V, I_D =10mA	4	4.7	6	V
Gate resistance	R_{G}	f=1MHz, open drain		0.8	1.5	Ω

Typical Performance - Reverse Diode

Parameter	Symbol	Test Conditions	Value			Units
			Min	Тур	Max	UIIILS
Diode continuous forward current ¹	I _S	T _C < 110°C			120	Α
Diode pulse current ²	I _{S,pulse}	T _C =25°C			550	Α
Forward voltage	V _{FSD}	V _{GS} =0V, I _F =100A, T _J =25°C		1.65	2	V
		V _{GS} =0V, I _F =100A, T _J =175°C		2.4		
Reverse recovery charge	Q _{rr}	V_R =800V, I_F =100A, V_{GS} =-5V, R_{G_EXT} =22 Ω		1373		nC
Reverse recovery time	t _{rr}	di/dt=3700A/μs, T _J =25°C		60		ns
Reverse recovery charge	Q _{rr}	V_R =800V, I_F =100A, V_{GS} =-5V, R_{G_EXT} =22 Ω		1275		nC
Reverse recovery time	t _{rr}	di/dt=3700A/μs, Τ _J =150°C		60		ns













Typical Performance - Dynamic

Danamatan	Cumphed	Test Conditions	Value			Units
Parameter	Symbol		Min	Тур	Max	Units
Input capacitance	C _{iss}	V _{DS} =100V, V _{GS} =0V – f=100kHz		8512		
Output capacitance	C _{oss}			755		pF
Reverse transfer capacitance	C_{rss}	1-100KHZ		9		
Effective output capacitance, energy related	C _{oss(er)}	V_{DS} =0V to 800V, V_{GS} =0V		395		pF
Effective output capacitance, time related	C _{oss(tr)}	V_{DS} =0V to 800V, V_{GS} =0V		870		pF
C _{OSS} stored energy	E _{oss}	V _{DS} =800V, V _{GS} =0V		128		μЈ
Total gate charge	Q_{G}	V _{DS} =800V, I _D =100A, V _{GS} = -5V to 15V		234		
Gate-drain charge	Q_{GD}			40		nC
Gate-source charge	Q_{GS}			96		
Turn-on delay time	t _{d(on)}	V_{DS} =800V, I_{D} =100A, Gate Driver =-5V to +15V, Turn-on $R_{G,EXT}$ =1.5 Ω ,		32		
Rise time	t _r			58		
Turn-off delay time	t _{d(off)}			113		- ns
Fall time	t _f	Turn-off $R_{G,EXT}$ =5 Ω		16		
Turn-on energy	E _{ON}	Inductive Load,		3463		μJ
Turn-off energy	E _{OFF}	FWD: same device with $V_{GS} = -5V$, $R_G = 5\Omega$,		722		
Total switching energy	E _{TOTAL}	T _J =25°C		4185		
Turn-on delay time	t _{d(on)}	V _{DS} =800V, I _D =100A,		28		
Rise time	t _r	Gate Driver =-5V to +15V,		66		
Turn-off delay time	t _{d(off)}	Turn-on $R_{G,EXT}$ =1.5 Ω ,		126		ns
Fall time	t _f	Turn-off $R_{G,EXT}$ =5 Ω		16		
Turn-on energy	E _{ON}	Inductive Load,		3539		
Turn-off energy	E _{OFF}	FWD: same device with $V_{GS} = -5V$, $R_G = 5\Omega$, $T_J = 150$ °C		700		μЈ
Total switching energy	E _{TOTAL}			4239		













Typical Performance - Dynamic (continued)

Parameter	Symbol	Test Conditions	Value			Units
			Min	Тур	Max	UTILS
Turn-on delay time	t _{d(on)}	V _{DS} =800V, I _D =100A,		33		
Rise time	t _r	Gate Driver =-5V to		50		nc
Turn-off delay time	t _{d(off)}	+15V,		113		ns
Fall time	t _f	Turn-on $R_{G,EXT} = 1.5\Omega$,		15		
Turn-on energy	E _{ON}	Turn-off $R_{G,EXT}$ =5 Ω Inductive Load,		1895		
Turn-off energy	E _{OFF}	FWD: UJ3D1250K,		680		μЈ
Total switching energy	E _{TOTAL}	T _J =25°C		2575		
Turn-on delay time	t _{d(on)}	V _{DS} =800V, I _D =100A,		33		
Rise time	t _r	Gate Driver =-5V to		52		nc
Turn-off delay time	t _{d(off)}	+15V,		127		ns
Fall time	t _f	Turn-on $R_{G,EXT}$ =1.5 Ω , Turn-off $R_{G,EXT}$ =5 Ω Inductive Load, FWD: UJ3D1250K, T_J =150°C		15		
Turn-on energy	E _{ON}			1989		
Turn-off energy	E _{OFF}			595		μЈ
Total switching energy	E _{TOTAL}			2584		





300











Typical Performance Diagrams



250 Drain Current, I_D (A) 200 Vgs = 15V Vgs = 10V 150 Vgs = 8V Vgs = 7V100 Vgs = 6.5V 50 - Vgs = 6V 10 0 1 2 5 Drain-Source Voltage, V_{DS} (V)

Figure 1. Typical output characteristics at $T_J = -55$ °C, tp < 250 μ s

Figure 2. Typical output characteristics at $T_J = 25$ °C, $tp < 250\mu s$






Figure 3. Typical output characteristics at T_J = 175°C, tp < 250 μ s

Figure 4. Normalized on-resistance vs. temperature at V_{GS} = 12V and I_D = 100A




















Figure 5. Typical drain-source on-resistances at V_{GS} = 12V

Figure 6. Typical transfer characteristics at V_{DS} = 5V






Figure 7. Threshold voltage vs. junction temperature at V_{DS} = 5V and I_{D} = 10mA

Figure 8. Typical gate charge at V_{DS} = 800V and I_{D} = 100A





















Figure 10. 3rd quadrant characteristics at T_J = 25°C




Figure 11. 3rd quadrant characteristics at $T_J = 175$ °C




Figure 12. Typical stored energy in C_{OSS} at $V_{GS} = 0V$

















140 120 120 100 80 40 20 -75 -50 -25 0 25 50 75 100 125 150 175 Case Temperature, T_C (°C)

Figure 13. Typical capacitances at f = 100kHz and V_{GS} = 0V

Figure 14. DC drain current derating






Figure 15. Total power dissipation

Figure 16. Maximum transient thermal impedance
















Figure 17. Safe operation area at T_C = 25°C, D = 0, Parameter t_p




Figure 18. Clamped inductive switching energy vs. drain current at $T_J = 25$ °C




Figure 19. Clamped inductive switching turn-on energy vs. $R_{G,EXT\ ON}$




Figure 20. Clamped inductive switching turn-off energy vs. $R_{G,EXT\ OFF}$

















1600 1400 1200 1000 Qrr (nC) 800 $V_{DS} = 800V, I_S = 100A$ 600 $di/dt = 3700A/\mu s$, 400 $V_{GS} = -5V, R_{G} = 22\Omega$ 200 0 25 100 125 150 0 75 Junction Temperature, T_J (°C)

Figure 21. Clamped inductive switching energy vs. junction temperature at V_{DS} = 800V and I_D = 100A

Figure 22. Reverse recovery charge Qrr vs. junction temperature






Figure 23. Clamped inductive switching energy vs. drain current at $T_J = 25$ °C

Figure 24. Clamped inductive switching energy vs. junction temperature at V_{DS} = 800V and I_{D} = 100A













Applications Information

SiC FETs are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance ($R_{\rm DS(on)}$), output capacitance ($C_{\rm oss}$), gate charge ($Q_{\rm G}$), and reverse recovery charge (Qrr) leading to low conduction and switching losses. The SiC FETs also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode.

Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the FET is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on SiC FET operation, see www.unitedsic.com.

Disclaimer

UnitedSiC reserves the right to change or modify any of the products and their inherent physical and technical specifications without prior notice. UnitedSiC assumes no responsibility or liability for any errors or inaccuracies within.


Information on all products and contained herein is intended for description only. No license, express or implied, to any intellectual property rights is granted within this document.

UnitedSiC assumes no liability whatsoever relating to the choice, selection or use of the UnitedSiC products and services described herein.



TO-247-4L PACKAGE OUTLINE, PART MARKING AND TUBE SPECIFICATIONS


PACKAGE OUTLINE



DIM	INC	HES	MILLIMETERS		
	MIN	MAX	MIN	MAX	
Α	0.185	0.209	4.7	5.31	
A1	0.087	0.102	2.21	2.59	
A2	0.059	0.098	1.5	2.49	
b	0.039	0.055	0.99	1.4	
b2	0.065	0.094	1.65	2.39	
С	0.015	0.035	0.38	0.89	
D	0.819	0.845	20.8	21.46	
D1	0.515	-	13.08	-	
D2	0.02	0.053	0.51	1.35	
E	0.61	0.64	15.49	16.26	
е	0.100 BSC		2.54 BSC		
e1	0.19	0.21	4.83	5.33	
E1	0.53	-	13.46	-	
E2	0.14	0.16	3.56	4.06	
L	0.78	0.8	19.81	20.32	
L1	-	0.177		4.5	
ФР	0.14	0.144	3.56	3.66	
ФР1	0.278	0.291	7.06	7.39	
Q	0.212	0.244	5.38	6.2	
S	0.243 BSC		6.17 BSC		



TO-247-4L PACKAGE OUTLINE, PART MARKING AND TUBE SPECIFICATIONS



PART NUMBER = REFER TO
DS PN DECODER FOR DETAILS

X = ASSEMBLY SITE

YY = YEAR

WW = WORK WFFK

LLL = LOT ID

PACKING TYPE

ANTI-STATIC TUBE

QUANTITY /TUBE: 30 UNITS

DISCLAIMER

United Silicon Carbide, Inc. reserves the right to change or modify any of the products and their inherent physical and technical specifications without prior notice. United Silicon Carbide, Inc. assumes no responsibility or liability for any errors or inaccuracies within.

Information on all products and contained herein is intended for description only. No license, express or implied, to any intellectual property rights is granted within this document.

United Silicon Carbide, Inc. assumes no liability whatsoever relating to the choice, selection or use of the United Silicon Carbide, Inc. products and services described herein.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales