

# **SiC JFET Division**

Is Now Part of



To learn more about onsemi™, please visit our website at www.onsemi.com

onsemi and ONSEMI. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/ or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application,


















# UF4C120053B7S



Part Number	Package	Marking
UF4C120053B7S	D <sup>2</sup> PAK-7L	UF4C120053B7S







# Silicon Carbide (SiC) Cascode JFET -EliteSiC, Power N-Channel, D2PAK-7L, 1200 V, 53 mohm

Rev B, Jan 2025

## Description

The UF4C120053B7S is a 1200V,  $53m\Omega$  G4 SiC FET. It is based on a unique 'cascode' circuit configuration, in which a normally-on SiC JFET is co-packaged with a Si MOSFET to produce a normally-off SiC FET device. The device's standard gate-drive characteristics allows use of off-the-shelf gate drivers hence requiring minimal re-design when replacing Si IGBTs, Si superjunction devices or SiC MOSFETs. Available in the space-saving D<sup>2</sup>PAK-7L package which enables automated assembly, this device exhibits ultra-low gate charge and exceptional reverse recovery characteristics, making it ideal for switching inductive loads and any application requiring standard gate drive.

## **Features**

- On-resistance R<sub>DS(on)</sub>: 53mΩ (typ)
- Operating temperature: 175°C (max)
- Excellent reverse recovery: Q<sub>rr</sub> = 98nC
- Low body diode V<sub>FSD</sub>: 1.28V
- Low gate charge: Q<sub>G</sub> = 37.8nC
- Threshold voltage V<sub>G(th)</sub>: 4.8V (typ) allowing 0 to 15V drive
- Low intrinsic capacitance
- ESD protected: HBM class 2 and CDM class C3
- D<sup>2</sup>PAK-7L package for faster switching, clean gate waveforms
- AECQ Qualified

## Typical applications

- EV charging
- PV inverters
- Switch mode power supplies
- Power factor correction modules
- Induction heating















# **Maximum Ratings**

Parameter	Symbol	Test Conditions	Value	Units
Drain-source voltage	$V_{DS}$		1200	V
Gate-source voltage	V	DC	-20 to +20	V
Gate-source voitage	$V_{GS}$	AC (f > 1Hz)	-25 to +25	V
Continuous drain current <sup>1</sup>	1	T <sub>C</sub> = 25°C	34	V
Continuous drain current	I <sub>D</sub>	T <sub>C</sub> = 100°C	24.6	Α
Pulsed drain current <sup>2</sup>	I <sub>DM</sub>	T <sub>C</sub> = 25°C	100	Α
Single pulsed avalanche energy <sup>3</sup>	E <sub>AS</sub>	L=15mH, I <sub>AS</sub> =2.7A	54.6	mJ
SiC FET dv/dt ruggedness	dv/dt	V <sub>DS</sub> ≤ 800V	150	V/ns
Power dissipation	P <sub>tot</sub>	T <sub>C</sub> = 25°C	250	W
Maximum junction temperature	T <sub>J,max</sub>		175	°C
Operating and storage temperature	T <sub>J</sub> , T <sub>STG</sub>		-55 to 175	°C
Reflow soldering Temperature	T <sub>solder</sub>	reflow MSL 1	245	°C

- 1. Limited by  $T_{J,\text{max}}$
- 2. Pulse width  $t_{\rm p}$  limited by  $T_{\rm J,max}$
- 3. Starting  $T_J = 25^{\circ}C$

# **Thermal Characteristics**

Darameter	Symbol Test Conditions -	Tost Conditions	Value			Units
Parameter		Min	Тур	Max	Onits	
Thermal resistance, junction-to-case	$R_{ heta$ JC			0.46	0.60	°C/W













# Electrical Characteristics (T<sub>J</sub> = +25°C unless otherwise specified)

# **Typical Performance - Static**

Parameter	Symbol Test Conditions —		Value			Units
rai ametei			Min	Тур	Max	Offics
Drain-source breakdown voltage	BV <sub>DS</sub>	$V_{GS}$ =0V, $I_D$ =1mA	1200			V
		V <sub>DS</sub> =1200V,		0.0	50	
Total drain leakage current	ı	V <sub>GS</sub> =0V, T <sub>J</sub> =25°C		0.2	50	μΑ
Total drain leakage current	I <sub>DSS</sub>	V <sub>DS</sub> =1200V,		4.5		μΛ
		V <sub>GS</sub> =0V, T <sub>J</sub> =175°C		15		
Tatal anta lankana augusut		V <sub>DS</sub> =0V, T <sub>J</sub> =25°C,	,		00	Δ.
Total gate leakage current	I <sub>GSS</sub>	V <sub>GS</sub> =-20V / +20V		6	20	μА
		$V_{GS}$ =12V, $I_{D}$ =20A,		50	67	
		T <sub>J</sub> =25°C		53	07	mΩ
		V <sub>GS</sub> =12V, I <sub>D</sub> =20A,		112		
Drain-source on-resistance	R <sub>DS(on)</sub>	T <sub>J</sub> =125°C		112		
		$V_{GS}$ =12V, $I_{D}$ =20A,		450		
		т <sub>л</sub> =175°С		159		
Gate threshold voltage	V <sub>G(th)</sub>	$V_{DS}$ =5V, $I_{D}$ =10mA	4	4.8	6	V
Gate resistance	R <sub>G</sub>	f=1MHz, open drain		4.5		Ω

# Typical Performance - Reverse Diode

Devenuetes	Symphol Toot Conditions		Value			
Parameter	Symbol	Test Conditions	Min	Тур	Max	Units
Diode continuous forward current <sup>1</sup>	I <sub>S</sub>	T <sub>C</sub> =25°C			34	А
Diode pulse current <sup>2</sup>	$I_{S,pulse}$	T <sub>C</sub> =25°C			100	А
-	V	$V_{GS}$ =0V, $I_{S}$ =10A, $T_{J}$ =25°C		1.28	1.65	V
Forward voltage	V <sub>FSD</sub>	$V_{GS}$ =0V, $I_{S}$ =10A, $T_{J}$ =175°C		1.96		V
Reverse recovery charge	Q <sub>rr</sub>	$V_{DS}$ =800V, $I_{S}$ =25A, $V_{GS}$ =-5V, $R_{G}$ =20 $\Omega$		98		nC
Reverse recovery time	t <sub>rr</sub>	di/dt=1600A/μs, Τ <sub>J</sub> =25°C		15.2		ns
Reverse recovery charge	Q <sub>rr</sub>	$V_{DS}$ =800V, $I_{S}$ =25A, $V_{GS}$ =-5V, $R_{G}$ =20 $\Omega$		105		nC
Reverse recovery time	t <sub>rr</sub>	di/dt=1600A/μs, Τ <sub>J</sub> =150°C		19.6		ns













# Typical Performance - Dynamic

				Value		
Parameter	Symbol	Test Conditions	Min	Тур	Max	Units
Input capacitance	C <sub>iss</sub>	V <sub>DS</sub> =800V, V <sub>GS</sub> =0V		1370		
Output capacitance	C <sub>oss</sub>	f=100kHz		43.5		pF
Reverse transfer capacitance	C <sub>rss</sub>			2.2		
Effective output capacitance, energy	C <sub>oss(er)</sub>	V <sub>DS</sub> =0V to 800V,		54		pF
related	-055(er)	V <sub>GS</sub> =0V				
Effective output capacitance, time	C <sub>oss(tr)</sub>	V <sub>DS</sub> =0V to 800V,		100		pF
related	- 035(11)	V <sub>GS</sub> =0V				
C <sub>OSS</sub> stored energy	E <sub>oss</sub>	V <sub>DS</sub> =800V, V <sub>GS</sub> =0V		17.3		μJ
Total gate charge	$Q_{G}$	V -000V I -05A		37.8		
Gate-drain charge	$Q_{GD}$	$V_{DS}$ =800V, $I_{D}$ =25A, $V_{GS}$ = 0V to 15V		9.5		nC
Gate-source charge	$Q_{GS}$	- VGS - OV 10 13 V		10		
Turn-on delay time	t <sub>d(on)</sub>	Notes 4 and 5,		20		ns
Rise time	t <sub>r</sub>	$V_{DS}$ =800V, $I_D$ =25A, Gate		32		
Turn-off delay time	t <sub>d(off)</sub>	Driver =-5V to +15V, $R_{G\_ON}$ =1 $\Omega$ , $R_{G\_OFF}$ =20 $\Omega$ , inductive Load, FWD: same device with		57		
Fall time	t <sub>f</sub>			12		
Turn-on energy	E <sub>ON</sub>			570		μ
Turn-off energy	E <sub>OFF</sub>	$V_{GS} = -5V$ and $R_G = 20\Omega$ ,		57		
Total switching energy	E <sub>TOTAL</sub>	Snubber: $R_s$ =20 $\Omega$ ,		627		
Snubber R <sub>S</sub> energy during turn-on	E <sub>RS_ON</sub>	C <sub>s</sub> =100pF T <sub>I</sub> =25°C		5		
Snubber RS energy during turn-off	E <sub>RS_OFF</sub>	T <sub>J</sub> -25 C		11		
Turn-on delay time	t <sub>d(on)</sub>	Notes 4 and 5,		24		
Rise time	t <sub>r</sub>	$V_{DS}$ =800V, $I_D$ =25A, Gate		33		nc
Turn-off delay time	t <sub>d(off)</sub>	Driver =-5V to +15V, $R_{G\_ON}=1\Omega \ , R_{G\_OFF}=20\Omega,$ inductive Load, $FWD: \text{same device with}$ $V_{GS}=-5V \text{ and } R_{G}=20\Omega,$		63		ns
Fall time	t <sub>f</sub>			13		
Turn-on energy including R <sub>S</sub> energy	E <sub>ON</sub>			660		
Turn-off energy including R <sub>S</sub> energy	E <sub>OFF</sub>			75		
Total switching energy	E <sub>TOTAL</sub>	Snubber: $R_s$ =20 $\Omega$ ,		735		μЈ
Snubber R <sub>S</sub> energy during turn-on	E <sub>RS_ON</sub>	C <sub>s</sub> =100pF T <sub>1</sub> =150°C		5		
Snubber RS energy during turn-off	E <sub>RS_OFF</sub>	1, 150 €		12		

<sup>4.</sup> Measured with the switching test circuit in Figure 26.

<sup>5.</sup> In this datasheet, all the switching energies (turn-on energy, turn-off energy and total energy) presented in the tables and Figures include the device RC snubber energy losses.















# **Typical Performance Diagrams**




Figure 1. Typical output characteristics at  $T_J$  = - 55°C, tp < 250 $\mu$ s




Figure 2. Typical output characteristics at  $T_J = 25$ °C, tp < 250us




Figure 3. Typical output characteristics at  $T_J$  = 175°C, tp < 250 $\mu$ s




Figure 4. Normalized on-resistance vs. temperature at  $V_{GS}$  = 12V and  $I_D$  = 25A

















25 **-** Tj = 175°C 20 Tj = 25°C Drain Current, I<sub>D</sub> (A) Tj = -55°C 15 10 5 0 0 1 2 3 5 6 9 10 Gate-Source Voltage,  $V_{GS}$  (V)

Figure 5. Typical drain-source on-resistances at  $V_{\text{GS}}$  = 12V

Figure 6. Typical transfer characteristics at  $V_{DS} = 5V$ 






Figure 7. Threshold voltage vs. junction temperature at  $V_{DS}$  = 5V and  $I_{D}$  = 10mA

Figure 8. Typical gate charge at  $V_{DS}$  = 800V and  $I_{D}$  = 25A
















Figure 9. 3rd quadrant characteristics at  $T_J = -55$ °C




Figure 10. 3rd quadrant characteristics at  $T_J = 25$ °C




Figure 11. 3rd quadrant characteristics at  $T_J = 175$ °C




Figure 12. Typical stored energy in  $C_{OSS}$  at  $V_{GS}$  = 0V

















40 35 DC Drain Current, I<sub>D</sub> (A) 30 25 20 15 10 5 -75 -50 -25 0 25 50 75 100 125 150 175 Case Temperature, T<sub>C</sub> (°C)

Figure 13. Typical capacitances at f = 100kHz and  $V_{GS}$ = 0V

Figure 14. DC drain current derating



25 50 75 100 125 150 175

Figure 15. Total power dissipation




Figure 16. Maximum transient thermal impedance
















Figure 17. Safe operation area at  $T_C$  = 25°C, D = 0, Parameter  $t_D$ 




Figure 19. Clamped inductive switching energy vs. drain current at  $V_{DS}$  = 800V and  $T_J$  = 25°C

Drain Current, ID (A)




Figure 18. Reverse recovery charge Qrr vs. junction temperature at  $V_{DS}$  = 800V




Figure 20. RC snubber energy loss vs.  $R_{G,EXT}$  at  $V_{DS}$  = 800V,  $I_D$  = 25A, and  $T_J$  = 25°C

















12 10 Snubber R<sub>s</sub> Energy (μJ)  $V_{GS}$  = -5V/15V, Device RC snubber: 8  $C_S$ =100pF,  $R_S$  = 20 $\Omega$ , FWD: same device with  $V_{GS}$  = -5V,  $R_{G}$  = 20 $\Omega$ 6 4 ·Rs\_Eon 2 - Rs\_Eoff 0 10 20 0 30 40 External  $R_G$ ,  $R_{G,\_EXT}$  ( $\Omega$ )

Figure 21. Clamped inductive switching energies vs.  $R_{G,EXT}$  at  $V_{DS}$  = 800V,  $I_{D}$  = 25A, and  $T_{J}$  = 25°C

Figure 22. RC snubber energy loss vs.  $R_{G,EXT}$  at  $V_{DS}$  = 800V,  $I_D$  = 25A, and  $T_J$  = 25°C






Figure 23. Clamped inductive switching energies vs. snubber capacitance  $C_S$  at  $V_{DS}$  = 800V,  $I_D$  = 25A, and  $T_J$  = 25°C

Figure 24. RC snubber energy losses vs. snubber capacitance  $C_S$  at  $V_{DS}$  = 800V,  $I_D$  =25A, and  $T_J$  = 25°C



















Figure 25. Clamped inductive switching energy vs. junction temperature at  $V_{DS}$  = 800V and  $I_D$  =25A

Figure 26. Schematic of the half-bridge mode switching test circuit with device RC snubbers ( $R_s = 20\Omega$ ,  $C_s = 100pF$ ) and a bus RC snubber ( $R_{SS} = 2.5\Omega$ ,  $C_{SS} = 100nF$ ).

## **Applications Information**

SiC FETs are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance ( $R_{DS(on)}$ ), output capacitance ( $C_{oss}$ ), gate charge ( $Q_G$ ), and reverse recovery charge ( $Q_G$ ) leading to low conduction and switching losses. The SiC FETs also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode.

Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the FET is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on SiC FET operation, see https://www.qorvo.com/design-hub.

A snubber circuit with a small  $R_{(G)}$ , or gate resistor, provides better EMI suppression with higher efficiency compared to using a high  $R_{(G)}$  value. There is no extra gate delay time when using the snubber circuitry, and a small  $R_{(G)}$  will better control both the turn-off  $V_{(DS)}$  peak spike and ringing duration, while a high  $R_{(G)}$  will damp the peak spike but result in a longer delay time. In addition, the total switching loss when using a snubber circuit is less than using high  $R_{(G)}$ , while greatly reducing  $E_{(OFF)}$  from mid-to-full load range with only a small increase in  $E_{(ON)}$ . Efficiency will therefore improve with higher load current. For more information on how a snubber circuit will improve overall system performance, visit the Qorvo website at https://www.qorvo.com/design-hub.














## Important notice

The information contained herein is believed to be reliable; however, Qorvo makes no warranties regarding the information contained herein and assumes no responsibility or liability whatsoever for the use of the information contained herein. All information contained herein is subject to change without notice. Customers should obtain and verify the latest relevant information before placing orders for Qorvo products. The information contained herein or any use of such information does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other intellectual property rights, whether with regard to such information itself or anything described by such information. THIS INFORMATION DOES NOT CONSTITUTE A WARRANTY WITH RESPECT TO THE PRODUCTS DESCRIBED HEREIN, AND QORVO HEREBY DISCLAIMS ANY AND ALL WARRANTIES WITH RESPECT TO SUCH PRODUCTS WHETHER EXPRESS OR IMPLIED BY LAW, COURSE OF DEALING, COURSE OF PERFORMANCE, USAGE OF TRADE OR OTHERWISE, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Without limiting the generality of the foregoing, Qorvo products are not warranted or authorized for use as critical components in medical, life-saving, or life-sustaining applications, or other applications where a failure would reasonably be expected to cause severe personal injury or death.



TO263-7L (D2PAK-7L) PACKAGE OUTLINE, MARKING, TAPE AND REEL SPECIFICATION	PART	Page <b>1</b> of <b>4</b>
DS TO 263 71		Rev D

### **PACKAGE OUTLINE**



	7L-D2PAK					
SYM	М	М	IN	CH		
31141	Min	Max	Min	Max		
Α	4.30	4.56	.169	.180		
A1	0.00	0.25	.000	.010		
A2	2.45	2.75	.096	.108		
b	0.50	0.70	.020	.028		
b1	0.50	-	.020	-		
С	0.40	0.60	.016	.024		
c1	0.40		.016			
c2	1.20	1.40	.047	.055		
D	8.93	9.23	.352	.363		
D1	4.65	4.95	.183	.195		
D2	7.90	8.10	.311	.319		
e	1.27	BSC	.050	BSC		
E	10.08	10.28	.397	.405		
E1	6.82	7.62	.269	.300		
E2	6.50	8.60	.256	.339		
E3	3.50	3.70	.138	.146		
Н	15.00	16.00	.591	.630		
H1	6.68	6.88	.263	.271		
H3	7.31	REF.	.287	REF		
L	1.90	2.50	.075	.098		
L1	0.98	1.42	.039	.056		
L3	0.25	BSC	.0098	BSC		
L4	5.22	REF	.205	REF		
ØP1	0.65	0.85	.026	.033		
ØP2	1.40	1.60	.055	.063		


### Notes:

- 1. GENERAL TOLERANCE: ±0.1 unless otherwise specified
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. PACKAGE BODY SIDES EXCLUDE MOLD FLASH AND GATE BURRS.
- 4. DIMENSION LIS MEASURED IN GAUGE LINE.
- 5. CONVERTED INCH DIMENSIONS ARE NOT NECESSARILY EXACT.
- 6. DIMENSION c1 AND b1 APPLIES TO BASE METAL ONLY



TO263-7L (D2PAK-7L) PACKAGE OUTLINE, PART MARKING, TAPE AND REEL SPECIFICATION	Page <b>2</b> of <b>4</b>
DS_TO_263_7L	Rev D

#### **PART MARKING**



Template: FOR-000530 Rev G



TO263-7L	(D2PAK-7L)	PACKAGE	OUTLINE,	PART
MARKING,	TAPE AND RE	<b>EL SPECIFIC</b>	ATION	

TO 000 7


Page **3** of **4** 

Rev D

DS\_TO\_263\_7L


## **PACKING TYPE**

## Carrier Tape



Ext	erior	size	
	W1	16.9±0.1	
Spec	W2	1.3±0.1	
'	W3	1.0±0.1	
	W1	17.2±0.1	(1)
Spec 2	W2	1.8±0.1	<b>(b)</b>
	W3	0.85±0.1	0

## Reel



All dimensions in millimeters Anti-Static Tape and Rell (T&R) Quantity per Reel: 800 units



#### **DISCLAIMER**

The information contained herein is believed to be reliable; however, Qorvo makes no warranties regarding the information contained herein and assumes no responsibility or liability whatsoever for the use of the information contained herein. All information contained herein is subject to change without notice. Customers should obtain and verify the latest relevant information before placing orders for Qorvo products. The information contained herein, or any use of such information does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other intellectual property rights, whether with regards to such information itself or anything described by such information. THIS INFORMATION DOES NOT CONSTITUTE A WARRANTY WITH RESPECT TO THE PRODUCTS DESCRIBED HEREIN, AND QORVO HEREBY DISCLAIMS ANY AND ALL WARRANTIES WITH RESPECT TO SUCH PRODUCTS WHETHER EXPRESS OR IMPLIED BY LAW, COURSE OF DEALING, COURSE OF PERFORMANCE, USAGE OF TRADE OR OTHERWISE, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Without limiting the generality of the foregoing, Qorvo products are not warranted or authorized for use as critical components in medical, lifesaving, or life-sustaining applications, or other applications where a failure would reasonably be expected to cause severe personal injury or death.

### **REVISION HISTORY**

Revision	Create Date (mm/dd/yyyy)	Description of Change	Initiator of Change
С	11/06/2023	Updated to Qorvo template Updated Package outline drawing based latest drawing revision	Glenn Galang
D	05/21/2024	Added illustration of device orientation on carrier tape (page 3)	Glenn Galang

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales