SiC JFET Division

Is Now Part of

Onsemi


To learn more about onsemi[™], please visit our website at <u>www.onsemi.com</u>

onsemi and ONSEMI. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/ or specifications can and do vary in different applications and actal performance may vary over time. All opreating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death asso



DATASHEET

UF4C120070B7S



Part Number	Package	Marking
UF4C120070B7S	D ² PAK-7L	UF4C120070B7S



Silicon Carbide (SiC) Cascode JFET -EliteSiC, Power N-Channel, D2PAK-7L, 1200 V, 72 mohm

Rev B, January 2025

Description

The UF4C120070B7S is a 1200V, $72m\Omega$ G4 SiC FET. It is based on a unique 'cascode' circuit configuration, in which a normally-on SiC JFET is co-packaged with a Si MOSFET to produce a normally-off SiC FET device. The device's standard gate-drive characteristics allows use of off-the-shelf gate drivers hence requiring minimal re-design when replacing Si IGBTs, Si superjunction devices or SiC MOSFETs. Available in the space-saving D²PAK-7L package which enables automated assembly, this device exhibits ultra-low gate charge and exceptional reverse recovery characteristics, making it ideal for switching inductive loads and any application requiring standard gate drive.

Features

- On-resistance R_{DS(on)}: 72mΩ (typ)
- Operating temperature: 175°C (max)
- Excellent reverse recovery: Q_{rr} = 101nC
- Low body diode V_{FSD}: 1.43V
- Low gate charge: Q_G = 37.8nC
- Threshold voltage V_{G(th)}: 4.8V (typ) allowing 0 to 15V drive
- Low intrinsic capacitance
- ESD protected: HBM class 2 and CDM class C3
- D²PAK-7L package for faster switching, clean gate waveforms
- AECQ Qualified

Typical applications

- EV charging
- PV inverters
- Switch mode power supplies
- Power factor correction modules
- Induction heating





Maximum Ratings

Parameter	Symbol	Test Conditions	Value	Units
Drain-source voltage	V _{DS}		1200	V
Gate-source voltage	V	DC	-20 to +20	V
Gate-source voltage	V _{GS}	AC (f > 1Hz)	-25 to +25	V
Continuous drain current ¹		T _C = 25°C	25.7	А
	ID	T _C = 100°C	19.2	А
Pulsed drain current ²	I _{DM}	T _C = 25°C	76	А
Single pulsed avalanche energy ³	E _{AS}	L=15mH, I _{AS} =2.2A	36	mJ
SiC FET dv/dt ruggedness	dv/dt	V _{DS} ≤ 800V	200	V/ns
Power dissipation	P _{tot}	T _C = 25°C	183	W
Maximum junction temperature	T _{J,max}		175	°C
Operating and storage temperature	T, T _{STG}		-55 to 175	°C
Reflow soldering Temperature	T _{solder}	reflow MSL 1	245	°C

1. Limited by $T_{J,max}$

2. Pulse width t_p limited by $T_{J,max}$

3. Starting $T_J = 25^{\circ}C$

Thermal Characteristics

Parameter	Symbol	Test Conditions		Value		Units
Falameter	Symbol	Test Conditions	Min	Тур	Max	Onits
Thermal resistance, junction-to-case	$R_{\theta JC}$			0.63	0.82	°C/W

QOULO

Electrical Characteristics (T_J = +25°C unless otherwise specified) Typical Performance - Static

Deveryeter	Cumhal	Test Conditions		11.11			
Parameter	Symbol	Test Conditions	Min	Тур	Max	– Units	
Drain-source breakdown voltage	BV _{DS}	V _{GS} =0V, I _D =1mA	1200			V	
		V _{DS} =1200V,		0.4	4.0		
-		V _{GS} =0V, T _J =25°C		0.4	18		
Total drain leakage current	I _{DSS}	V _{DS} =1200V,				μΑ	
		V _{GS} =0V, T _J =175°C		10			
Total gate leakage current		V _{DS} =0V, T _J =25°C,		,	00		
	I _{GSS}	V _{GS} =-20V / +20V		6	20	μΑ	
		V_{GS} =12V, I _D =20A,		72	91		
		TJ=25°C		12	91		
Drain-source on-resistance		V _{GS} =12V, I _D =20A,		140		mΩ	
Drain-source on-resistance	R _{DS(on)}	т _ј =125°С		140			
		V_{GS} =12V, I _D =20A,		107			
		T_=175°C		177	197		
Gate threshold voltage	V _{G(th)}	V_{DS} =5V, I_{D} =10mA	4	4.8	6	V	
Gate resistance	R _G	f=1MHz, open drain		4.5		Ω	

FET-Jet Calculator

Buy Online Spice Models Contact Sales

Learn More

Typical Performance - Reverse Diode

Parameter	Symbol	Test Conditions			Units		
Parameter	Symbol	Test Conditions	Min	Typ Max		Onits	
Diode continuous forward current ¹	ا _s	T _C =25°C			25.7	А	
Diode pulse current ²	I _{S,pulse}	T _C =25°C			76	Α	
Famuend voltage	N/	V _{GS} =0V, I _S =10A, T _J =25°C		1.43	1.64	V	
Forward voltage	V _{FSD}	V _{GS} =0V, I _S =10A, T _J =175°C		2.38		v	
Reverse recovery charge	Q _{rr}	V _{DS} =800V, I _S =20A, V _{GS} =-5V, R _G =20Ω,		101		nC	
Reverse recovery time	t _{rr}	di/dt=1800A/μs, Τ _J =25°C		11		ns	
Reverse recovery charge	Q _{rr}	V_{DS} =800V, I _S =20A, V_{GS} =-5V, R _G =20 Ω ,		116		nC	
Reverse recovery time	t _{rr}	di/dt=1800A/μs, Τ _J =150°C		11		ns	





Typical Performance - Dynamic

		T I G IVI		Value		
Parameter	Symbol	Test Conditions	Min	Тур	Max	- Units
Input capacitance	C _{iss}	- V _{DS} =800V, V _{GS} =0V -		1370		
Output capacitance	C _{oss}	f=100kHz		35		pF
Reverse transfer capacitance	C _{rss}	1-100KHZ		2		
Effective output capacitance, energy related	C _{oss(er)}	V _{DS} =0V to 800V, V _{GS} =0V		42		pF
Effective output capacitance, time related	C _{oss(tr)}	V _{DS} =0V to 800V, V _{GS} =0V		71		pF
C _{OSS} stored energy	E _{oss}	V _{DS} =800V, V _{GS} =0V		13.4		μJ
Total gate charge	Q_{G}	V _{DS} =800V, I _D =20A,		37.8		_
Gate-drain charge	Q_{GD}	$V_{\rm DS}$ =000V, $N_{\rm D}$ =20A, V _{GS} =0V to 15V		9.5		nC
Gate-source charge	Q_{GS}	V _{GS} =0V to 15V		10		
Turn-on delay time	t _{d(on)}			20		
Rise time	t _r	Notes 4 and 5, V _{DS} =800V, I _D =20A, Gate		32		
Turn-off delay time	t _{d(off)}	Driver=-5V to +15V,		57		- ns
Fall time	t _f	$R_{G_{ON}}=10\Omega, R_{G_{OFF}}=50\Omega,$		12		
Turn-on energy including R _s energy	E _{ON}	inductive Load, FWD: same device with		352		
Turn-off energy including R _s energy	E _{OFF}	V_{GS} =-5V and R_{G_OFF} =50 Ω ,		62		
Total switching energy	E _{total}	Device Snubber:		414		μJ
Snubber R _s energy during turn-on	E _{RS_ON}	Cs=100pF,Rs=20Ω T ₁ =25°C		10		-
Snubber R_S energy during turn-off	E_{RS_OFF}	.,		8		
Turn-on delay time	t _{d(on)}	– Notes 4 and 5, –		24		
Rise time	t _r	V _{DS} =800V, I _D =20A, Gate		33		nc
Turn-off delay time	t _{d(off)}	Driver=-5V to +15V,		63		- ns
Fall time	t _f	$R_{G_{ON}}=10\Omega, R_{G_{OFF}}=50\Omega,$ inductive Load,		13		-
Turn-on energy including R _s energy	E _{ON}	FWD: same device with		396		
Turn-off energy including R_s energy	E _{OFF}	V_{GS} =-5V and R_{G_OFF} =50 Ω ,		81		
Total switching energy	E _{TOTAL}	Device Snubber:		477		Lμ
Snubber R _s energy during turn-on	E _{RS_ON}	Cs=100pF,Rs=20Ω T ₁ =150°C		5		
Snubber R_s energy during turn-off	E_{RS_OFF}			12		

4. Measured with the half-bridge mode switching test circuit in Figure 26.

5. In this datasheet, all the switching energies (turn-on energy, turn-off energy and total energy) presented in the tables and Figures include the device RC snubber energy losses.

QOULO

Typical Performance Diagrams




Figure 1. Typical output characteristics at $T_J = -55^{\circ}C$, tp < 250 μ s





Figure 3. Typical output characteristics at T_J = 175°C, tp < 250 μ s



Spice Models

Contact Sales Learn More

Buy Online

FET-Jet

Calculato

Figure 2. Typical output characteristics at $T_J = 25^{\circ}$ C, tp < 250 μ s




Figure 4. Normalized on-resistance vs. temperature at V_{GS} = 12V and I_{D} = 20A




Figure 5. Typical drain-source on-resistances at V_{GS} = 12V





Figure 7. Threshold voltage vs. junction temperature at V_{DS} = 5V and I_{D} = 10mA



Spice Models

Contact Sales Learn

More

Buy Online

FET-Jet

Calculato

Figure 6. Typical transfer characteristics at V_{DS} = 5V





Figure 8. Typical gate charge at I_D = 20A and V_{DS} =800V

	ET-Jet Calculator	S	Buy Online	و د	Spice Models		Contact Sales		Learn More
--	----------------------	---	---------------	-------------------	-----------------	--	------------------	--	---------------






Figure 9. 3rd quadrant characteristics at $T_J = -55^{\circ}C$

Figure 10. 3rd quadrant characteristics at $T_J = 25^{\circ}C$




Figure 11. 3rd quadrant characteristics at $T_J = 175^{\circ}C$




Figure 12. Typical stored energy in C_{OSS} at V_{GS} = 0V

QOLAO






Figure 13. Typical capacitances at f = 100kHz and V_{GS} = 0V





Spice Models

Contact Sales

Learn 0

More

Buy Online

FET-Jet

Calculato

Figure 14. DC drain current derating






Figure 15. Total power dissipation

Figure 16. Maximum transient thermal impedance









Figure 19. Clamped inductive switching energy vs. Drain Current at V_{DS} = 800V and T_J = 25°C



Spice

Models

Learn

More

Contact

Sales

Buy Online

FET-Jet

Calculator

Figure 18. Reverse recovery charge Qrr vs. junction temperature at V_{DS} = 800V




Figure 20. RC snubber energy loss vs. Drain Current at V_{DS} = 800V, I_D = 20A, and T_J = 25°C






Figure 21. Clamped inductive switching energies vs. $R_{G,EXT}$ at V_{DS} = 800V, I_D = 20A, and T_J = 25°C




Figure 23. Clamped inductive switching energies vs. snubber capacitance C_S at V_{DS} = 800V, I_D = 20A, and T_1 = 25°C




Figure 22. RC snubber energy loss vs. $R_{G,EXT}$ at V_{DS} = 800V, I_D = 20A, and T_J = 25°C






Figure 24. RC snubber energy losses vs. snubber capacitance C_s at V_{DS} = 800V, I_D = 20A, and T_J = 25°C

QOULO





Spice

Models

Learn

More

Contact

Sales

Buy

Online

Figure 25. Clamped inductive switching energy vs. junction temperature at V_{DS} = 800V and I_D =20A

Figure 26. Schematic of the half-bridge mode switching test circuit with device RC snubbers (R_s =20 Ω , C_s = 100pF) and a bus RC snubber (R_{ss} = 2.5 Ω , C_{ss} =100nF).

Applications Information

SiC FETs are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance ($R_{DS(on)}$), output capacitance (C_{oss}), gate charge (Q_G), and reverse recovery charge (Qrr) leading to low conduction and switching losses. The SiC FETs also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode.

FET-Jet

Calculato

Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the FET is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on SiC FET operation, see https://www.qorvo.com/design-hub.

A snubber circuit with a small $R_{(G)}$, or gate resistor, provides better EMI suppression with higher efficiency compared to using a high $R_{(G)}$ value. There is no extra gate delay time when using the snubber circuitry, and a small $R_{(G)}$ will better control both the turn-off $V_{(DS)}$ peak spike and ringing duration, while a high $R_{(G)}$ will damp the peak spike but result in a longer delay time. In addition, the total switching loss when using a snubber circuit is less than using high $R_{(G)}$, while greatly reducing $E_{(OFF)}$ from mid-to-full load range with only a small increase in $E_{(ON)}$. Efficiency will therefore improve with higher load current. For more information on how a snubber circuit will improve overall system performance, visit the Qorvo website at https://www.qorvo.com/design-hub.






Important notice

The information contained herein is believed to be reliable; however, Qorvo makes no warranties regarding the information contained herein and assumes no responsibility or liability whatsoever for the use of the information contained herein. All information contained herein is subject to change without notice. Customers should obtain and verify the latest relevant information before placing orders for Qorvo products. The information contained herein or any use of such information does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other intellectual property rights, whether with regard to such information itself or anything described by such information. THIS INFORMATION DOES NOT CONSTITUTE A WARRANTY WITH RESPECT TO THE PRODUCTS DESCRIBED HEREIN, AND QORVO HEREBY DISCLAIMS ANY AND ALL WARRANTIES WITH RESPECT TO SUCH PRODUCTS WHETHER EXPRESS OR IMPLIED BY LAW, COURSE OF DEALING, COURSE OF PERFORMANCE, USAGE OF TRADE OR OTHERWISE, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Without limiting the generality of the foregoing, Qorvo products are not warranted or authorized for use as critical components in medical, life-saving, or life-sustaining applications, or other applications where a failure would reasonably be expected to cause severe personal injury or death.



PACKAGE OUTLINE



		К			
SYM	M	М	IN	СН	
SIM	Min	Max	Min	Max	
A	4.30	4.56	.169	.180	
A1	0.00	0.25	.000	.010	
A2	2.45	2.75	.096	.108	
b	0.50	0.70	.020	.028	
b1	0.50		.020	-	
с	0.40	0.60	.016	.024	
c1	0.40		.016		
c2	1.20	1.40	.047	.055	
D	8.93	9.23	.352	.363	
D1	4.65	4.95	.183	.195	
D2	7.90	8.10	.311	.319	
e	1.27	BSC	.050 BSC		
E	10.08	10.28	.397	.405	
E1	6.82	7.62	.269	.300	
E2	6.50	8.60	.256	.339	
E3	3.50	3.70	.138	.146	
н	15.00	16.00	.591	.630	
H1	6.68	6.88	.263	.271	
H3	7.3	REF.	.287	REF	
L	1.90	2.50	.075	.098	
L1	0.98	1.42	.039	.056	
L3	0.25	BSC	.0098	BSC	
L4	5.22	REF	.205	REF	
ØP1	0.65	0.85	.026	.033	
ØP2	1.40	1.60	.055	.063	


Notes:

- 1. GENERAL TOLERANCE: ±0.1 unless otherwise specified
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. PACKAGE BODY SIDES EXCLUDE MOLD FLASH AND GATE BURRS.
- 4. DIMENSION L IS MEASURED IN GAUGE LINE.
- 5. CONVERTED INCH DIMENSIONS ARE NOT NECESSARILY EXACT.
- 6. DIMENSION c1 AND b1 APPLIES TO BASE METAL ONLY



TO263-7L (D2PAK-7L) PACKAGE OUTLINE, PA MARKING, TAPE AND REEL SPECIFICATION	ART	Page 2 of 4
DS_TO_263_7L		Rev D


PART MARKING





PACKING TYPE

Carrier Tape




UNIT: MM

PACKAGE	AO	BO	KO	DO	D1	E	E1	E2	P0	P1	P2	Т
D2PAK (24 mm)	10.80 ±0.10	16.30 ±0.10	4.70 ±0.10	1.50 ±0.10	1.50 +0.1 -0	24.00 ±0.30	1.75 ±0.10	11.50 ±0.10	16.00 ±0.10	4.00 ±0.10	2.00 ±0.10	0.35 ±0.10

Exte	erior	size	
-	W1	16.9±0.1	
Spec 1	W2	1.3±0.1	
	W3	1.0±0.1	
-	W1	17.2±0.1	0
Spec 2	W2	1.8±0.1	Б
2	W3	0.85±0.1	\bigcirc

<u>Reel</u>



All dimensions in millimeters Anti-Static Tape and Rell (T&R) Quantity per Reel: 800 units



TO263-7L (D2PAK-7L) PACKAGE OUTLINE, MARKING, TAPE AND REEL SPECIFICATION	Page 4 of 4	
DS_TO_263_7L		Rev D

DISCLAIMER

The information contained herein is believed to be reliable; however, Qorvo makes no warranties regarding the information contained herein and assumes no responsibility or liability whatsoever for the use of the information contained herein. All information contained herein is subject to change without notice. Customers should obtain and verify the latest relevant information before placing orders for Qorvo products. The information contained herein, or any use of such information does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other intellectual property rights, whether with regards to such information itself or anything described by such information. THIS INFORMATION DOES NOT CONSTITUTE A WARRANTY WITH RESPECT TO THE PRODUCTS DESCRIBED HEREIN, AND QORVO HEREBY DISCLAIMS ANY AND ALL WARRANTIES WITH RESPECT TO SUCH PRODUCTS WHETHER EXPRESS OR IMPLIED BY LAW, COURSE OF DEALING, COURSE OF PERFORMANCE, USAGE OF TRADE OR OTHERWISE, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Without limiting the generality of the foregoing, Qorvo products are not warranted or authorized for use as critical components in medical, lifesaving, or life-sustaining applications, or other applications where a failure would reasonably be expected to cause severe personal injury or death.

REVISION HISTORY

Revision	Create Date (mm/dd/yyyy)	Description of Change	Initiator of Change
С	11/06/2023	Updated to Qorvo template Updated Package outline drawing based latest drawing revision	Glenn Galang
D	05/21/2024	Added illustration of device orientation on carrier tape (page 3)	Glenn Galang

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>