

SiC JFET Division

Is Now Part of



To learn more about onsemi™, please visit our website at www.onsemi.com

onsemi and ONSEMI. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/ or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application,
















UF4C120070K3S



Part Number	Package	Marking		
UF4C120070K3S	TO-247-3L	UF4C120070K3S		

Silicon Carbide (SiC) Cascode JFET -EliteSiC, Power N-Channel, TO-247-3L, 1200 V, 72 mohm

Rev B, January 2025

Description

The UF4C120070K3S is a 1200V, $72m\Omega$ G4 SiC FET. It is based on a unique 'cascode' circuit configuration, in which a normally-on SiC JFET is co-packaged with a Si MOSFET to produce a normally-off SiC FET device. The device's standard gate-drive characteristics allows for a true "drop-in replacement" to Si IGBTs, Si FETs, SiC MOSFETs or Si superjunction devices. Available in the TO-247-3L package, this device exhibits ultra-low gate charge and exceptional reverse recovery characteristics, making it ideal for switching inductive loads and any application requiring standard gate drive.

Features

- On-resistance $R_{DS(on)}$: 72m Ω (typ)
- Operating temperature: 175°C (max)
- Excellent reverse recovery: Q_{rr} = 72nC
- Low body diode V_{FSD}: 1.43V
- Low gate charge: Q_G = 37.8nC
- Threshold voltage V_{G(th)}: 4.8V (typ) allowing 0 to 15V drive
- Low intrinsic capacitance
- ESD protected: HBM class 2 and CDM class C3







Typical applications

- EV charging
- PV inverters
- Switch mode power supplies
- Power factor correction modules
- Motor drives
- Induction heating













Maximum Ratings

Parameter	Symbol	Test Conditions	Value	Units
Drain-source voltage	V_{DS}		1200	V
Gate-source voltage	V	DC	-20 to +20	V
Gate-source voltage	V_{GS}	AC (f > 1Hz)	-25 to +25	V
Continuous drain current ¹	_	$T_C = 25^{\circ}C$	27.5	Α
Continuous drain current	I _D	T _C = 100°C	20.7	Α
Pulsed drain current ²	I _{DM}	$T_C = 25^{\circ}C$	83	Α
Single pulsed avalanche energy ³	E _{AS}	L=15mH, I _{AS} =2.2A	36	mJ
SiC FET dv/dt ruggedness	dv/dt	V _{DS} ≤ 800V	200	V/ns
Power dissipation	P _{tot}	T _C = 25°C	217	W
Maximum junction temperature	$T_{J,max}$		175	°C
Operating and storage temperature	T_J , T_{STG}		-55 to 175	°C
Max. lead temperature for soldering, 1/8" from case for 5 seconds	T _L		250	°C

- 1. Limited by $T_{J,max}$
- 2. Pulse width t_p limited by $T_{J,max}$
- 3. Starting $T_J = 25^{\circ}C$

Thermal Characteristics

Davaractor	Cymphol	Took Conditions	Value			Llmita
Parameter	Symbol	Test Conditions	Min	Тур	Max	Units
Thermal resistance, junction-to-case	$R_{\theta JC}$			0.53	0.69	°C/W















Electrical Characteristics (T_J = +25°C unless otherwise specified)

Typical Performance - Static

Parameter	Symbol	Test Conditions	Value			Units
	Зуппрог		Min	Тур	Max	UTILIS
Drain-source breakdown voltage	BV _{DS}	V _{GS} =0V, I _D =1mA	1200			V
Total drain leakage current		V _{DS} =1200V, V _{GS} =0V, T _J =25°C		0.4	18	- µА
	I _{DSS}	V _{DS} =1200V, V _{GS} =0V, T _J =175°C		10		
Total gate leakage current	I _{GSS}	V _{DS} =0V, T _J =25°C, V _{GS} =-20V / +20V		6	20	μΑ
Drain-source on-resistance	R _{DS(on)}	V_{GS} =12V, I_{D} =20A, T_{J} =25°C		72	91	
		V_{GS} =12V, I_{D} =20A, T_{J} =125°C		140		mΩ
		V_{GS} =12V, I_{D} =20A, T_{J} =175°C		197		
Gate threshold voltage	V _{G(th)}	V_{DS} =5V, I_D =10mA	4	4.8	6	V
Gate resistance	R _G	f=1MHz, open drain		4.5		Ω

Typical Performance - Reverse Diode

Parameter	Symbol	Test Conditions	Value			1.15.20.5
			Min	Тур	Max	Units
Diode continuous forward current ¹	I _S	T _C =25°C			27.5	Α
Diode pulse current ²	I _{S,pulse}	T _C =25°C			83	А
Forward voltage	V_{FSD}	V _{GS} =0V, I _F =10A, T _J =25°C		1.43	1.64	V
		V _{GS} =0V, I _F =10A, T _J =175°C		2.38		
Reverse recovery charge	Q _{rr}	V_R =800V, I_S =20A, V_{GS} =0V, R_G =20 Ω ,		72		nC
Reverse recovery time	t _{rr}	di/dt=1000A/μs, T _J =25°C		12		ns
Reverse recovery charge	Q _{rr}	V_R =800V, I_S =20A, V_{GS} =0V, R_G =20 Ω ,		110		nC
Reverse recovery time	t _{rr}	di/dt=1000A/μs, Τ _J =150°C		23		ns













Typical Performance - Dynamic

Parameter	Symbol	Test Conditions	Value			Units
r ai ai i i ctci			Min	Тур	Max	Units
Input capacitance	C _{iss}	- // -000// // -0//		1370		
Output capacitance	C _{oss}	V _{DS} =800V, V _{GS} =0V f=100kHz		35		pF
Reverse transfer capacitance	C_{rss}			2		
Effective output capacitance, energy related	C _{oss(er)}	V_{DS} =0V to 800V, V_{GS} =0V		42		pF
Effective output capacitance, time related	C _{oss(tr)}	V _{DS} =0V to 800V, V _{GS} =0V		71		pF
C _{OSS} stored energy	E _{oss}	V_{DS} =800V, V_{GS} =0V		13.4		μJ
Total gate charge	Q_{G}	\/ -900\/ -204		37.8		
Gate-drain charge	Q_{GD}	V_{DS} =800V, I_{D} =20A, V_{GS} = 0V to 15V		9.5		nC
Gate-source charge	Q_GS			10		
Turn-on delay time	t _{d(on)}	Note 4, V_{DS} =800V, I_{D} =20A, Gate Driver =0V to +15V, $R_{G OFF}$ =50 Ω		39		- ns
Rise time	t _r			12		
Turn-off delay time	t _{d(off)}			155		
Fall time	t_f	R_{G_ON} =10 Ω , inductive		18		
Turn-on energy	E _{ON}	Load, FWD: same device with $V_{GS} = 0V$ and $R_{G} = -1$		437		
Turn-off energy	E _{OFF}	50Ω,		57		μJ
Total switching energy	E _{TOTAL}	T _J =25°C		494		1
Turn-on delay time	t _{d(on)}	Note 4,		38		
Rise time	t _r	V _{DS} =800V, I _D =20A, Gate		14		
Turn-off delay time	t _{d(off)}	Driver =0V to +15V, R_{G_OFF} =50 Ω R_{G_ON} =10 Ω , inductive		162		ns
Fall time	t_{f}			21		
Turn-on energy	E _{ON}	Load, FWD: same device with $V_{GS} = 0V$ and $R_{G} = 0V$		540		
Turn-off energy	E _{OFF}			145		μJ
Total switching energy	E _{TOTAL}			685		1

^{4.} Measured with the half-bridge mode switching test circuit in Figure 22.













Typical Performance - Dynamic (continued)

B	Comple of	Test Conditions	Value			
Parameter	Symbol		Min	Тур	Max	Units
Turn-on delay time	t _{d(on)}			35		
Rise time	t _r	Note 5 and 6, V _{DS} =800V, I _D =20A, Gate		7.2		nc
Turn-off delay time	t _{d(off)}	Driver =0V to +15V,		32		ns
Fall time	t _f	$R_{G,OFF}=1\Omega$		11		
Turn-on energy including R _S energy	E _{ON}	$R_{G_ON}=5\Omega$, Snubber: $R_s=10\Omega$, $C_s=95pF$, inductive Load, FWD: same device with V_{GS} $=0V$ and $R_G=50\Omega$, , $T_1=25^{\circ}C$		457		
Turn-off energy including R _S energy	E _{OFF}			75		
Total switching energy	E _{TOTAL}			532		μ
Snubber R _S energy during turn-on	E _{RS_ON}			5.6		
Snubber R _S energy during turn-off	E _{RS_OFF}			5.7		
Turn-on delay time	t _{d(on)}			27		
Rise time	t _r	Note 5 and 6, V _{DS} =800V, I _D =20A, Gate		14		ns
Turn-off delay time	t _{d(off)}	Driver =0V to +15V,		33		ns
Fall time	t _f	$R_{G_{OFF}}=1\Omega$		13		
Turn-on energy including R _S energy	E _{ON}	$R_{G_{_{}}ON}=5\Omega, Snubber: \\ R_{_{S}}=10\Omega, C_{_{S}}=95pF, \\ inductive Load, \\ FWD: same device with V_{_{GS}} \\ = 0V \ and \ R_{_{G}}=50\Omega, , \\ T_{_{J}}=150^{\circ}C$		503		
Turn-off energy including R _S energy	E _{OFF}			110		
Total switching energy	E _{TOTAL}			613		μЈ
Snubber R _S energy during turn-on	E _{RS_ON}			5		
Snubber R _S energy during turn-off	E _{RS_OFF}			5.1		

^{5.} Measured with the switching test circuit in Figure 23.

^{6.} In this datasheet, all the switching energies (turn-on energy, turn-off energy and total energy) presented in the tables and Figures include the device RC snubber energy losses.















Typical Performance Diagrams



40 30 Drain Current, I_D(A) 20 Vgs = 15VVgs = 8V Vgs = 7V 10 - Vgs = 6.5V Vgs = 6V 0 0 1 2 10 Drain-Source Voltage, $V_{DS}(V)$

Figure 1. Typical output characteristics at $T_J = -55$ °C, tp < 250 μ s

Figure 2. Typical output characteristics at T_J = 25°C, tp < 250 μ s






Figure 3. Typical output characteristics at T_J = 175°C, $tp < 250 \mu s$

Figure 4. Normalized on-resistance vs. temperature at V_{GS} = 12V and I_{D} = 20A

















30 Tj = -55℃ 25 Tj = 25°C Tj = 175°C Drain Current, I_D (A) 20 15 10 5 0 2 3 4 5 6 7 Gate-Source Voltage, $V_{GS}(V)$ 0 1 9 10

Figure 5. Typical drain-source on-resistances at V_{GS} = 12V

Figure 6. Typical transfer characteristics at V_{DS} = 5V






Figure 7. Threshold voltage vs. junction temperature at V_{DS} = 5Vand I_{D} = 10mA

Figure 8. Typical gate charge at I_D = 20A and V_{DS} =400V

















Figure 9. 3rd quadrant characteristics at $T_J = -55^{\circ}C$

Figure 10. 3rd quadrant characteristics at $T_J = 25^{\circ}C$






Figure 11. 3rd quadrant characteristics at T_J = 175°C

Figure 12. Typical stored energy in C_{OSS} at $V_{GS} = 0V$




















Figure 13. Typical capacitances at f = 100kHz and $V_{GS} = Figure 14$. DC drain current derating 0V



0.01 — — — D = 0.5 — — D = 0.1 — D = 0.05 — D = 0.05 — D = 0.01 — D = 0.01 — Single Pulse 0.001 — Single Pulse 0.0

Figure 15. Total power dissipation

Power Dissipation, P_{tot} (W)

Figure 16. Maximum transient thermal impedance

Pulse Time, t_p (s)
















Figure 17. Safe operation area at T_C = 25°C, D = 0, Parameter t_p




Figure 19. Clamped inductive switching energy vs. drain current at V_{DS} = 400V and T_J = 25°C




Figure 18. Reverse recovery charge Qrr vs. junction temperature at V_{DS} = 800V




Figure 20. Clamped inductive switching energies vs. $R_{G,EXT}$ at V_{DS} = 800V, I_D =20A, and T_J = 25°C
















Figure 21. Clamped inductive switching energy vs. junction temperature at V_{DS} =800V and I_{D} =20A




Figure 22. Schematic of the half-bridge mode switching test circuit. Note, a bus RC snubber ($R_S = 2.5\Omega$, C_S =100nF) is used to reduce the power loop high frequency oscillations.




Figure 23. Schematic of the half-bridge mode switching test circuit with device RC snubbers (R_{s1} =10 Ω , C_{s1} = 95pF) and a bus RC snubber (R_{S} = 2.5 Ω , C_{S} =100nF).













Applications Information

SiC FETs are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance ($R_{DS(on)}$), output capacitance (C_{oss}), gate charge (C_{oss}), and reverse recovery charge (C_{oss}) leading to low conduction and switching losses. The SiC FETs also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode.

Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the FET is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on SiC FET operation, see www.unitedsic.com.

A snubber circuit with a small $R_{(G)}$, or gate resistor, provides better EMI suppression with higher efficiency compared to using a high $R_{(G)}$ value. There is no extra gate delay time when using the snubber circuitry, and a small $R_{(G)}$ will better control both the turn-off $V_{(DS)}$ peak spike and ringing duration, while a high $R_{(G)}$ will damp the peak spike but result in a longer delay time. In addition, the total switching loss when using a snubber circuit is less than using high $R_{(G)}$, while greatly reducing $E_{(OFF)}$ from mid-to-full load range with only a small increase in $E_{(ON)}$. Efficiency will therefore improve with higher load current. For more information on how a snubber circuit will improve overall system performance, visit the UnitedSiC website at www.unitedsic.com


Important notice

The information contained herein is believed to be reliable; however, Qorvo makes no warranties regarding the information contained herein and assumes no responsibility or liability whatsoever for the use of the information contained herein. All information contained herein is subject to change without notice. Customers should obtain and verify the latest relevant information before placing orders for Qorvo products. The information contained herein or any use of such information does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other intellectual property rights, whether with regard to such information itself or anything described by such information. THIS INFORMATION DOES NOT CONSTITUTE A WARRANTY WITH RESPECT TO THE PRODUCTS DESCRIBED HEREIN, AND QORVO HEREBY DISCLAIMS ANY AND ALL WARRANTIES WITH RESPECT TO SUCH PRODUCTS WHETHER EXPRESS OR IMPLIED BY LAW, COURSE OF DEALING, COURSE OF PERFORMANCE, USAGE OF TRADE OR OTHERWISE, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Without limiting the generality of the foregoing, Qorvo products are not warranted or authorized for use as critical components in medical, life-saving, or life-sustaining applications, or other applications where a failure would reasonably be expected to cause severe personal injury or death.



TO-247-3L PACKAGE OUTLINE, PART MARKING AND TUBE SPECIFICATIONS

PACKAGE OUTLINE




SYM	INC	HES	MILLIMETERS		
	MIN	MAX	MIN	MAX	
Α	0.185	0.209	4.699	5.309	
A1	0.087	0.102	2.21	2.61	
A2	0.059	0.098	1.499	2.489	
b	0.039	0.055	0.991	1.397	
b2	0.065	0.094	1.651	2.388	
b4	0.102	0.135	2.591	3.429	
С	0.015	0.035	0.381	0.889	
D	0.819	0.845	20.803	21.463	
D1	0.515	-	13.081	-	
D2	0.02	0.053	0.508	1.346	
E	0.61	0.64	15.494	16.256	
е	0.214	4 BSC	5.44	BSC	
E1	0.53	-	13.462	-	
E2	0.135	0.157	3.429	3.988	
L	0.78	0.8	19.812	20.32	
L1	-	0.177	ı	4.496	
ØΡ	0.14	0.144	3.556	3.658	
ØP1	0.278	0.291	7.061	7.391	
Q	0.212	0.244	5.385	6.198	
S	0.243	3 BSC	6.17 BSC		



TO-247-3L PACKAGE OUTLINE, PART MARKING AND TUBE SPECIFICATIONS

PART MARKING



PART NUMBER = REFER TO
DS PN DECODER FOR DETAILS

X = ASSEMBLY SITE

YY = YEAR

WW = WORK WEEK

LLL = LOT ID

PACKING TYPE

ANTI-STATIC TUBE

QUANTITY /TUBE: 30 UNITS

DISCLAIMER

United Silicon Carbide, Inc. reserves the right to change or modify any of the products and their inherent physical and technical specifications without prior notice. United Silicon Carbide, Inc. assumes no responsibility or liability for any errors or inaccuracies within.

Information on all products and contained herein is intended for description only. No license, express or implied, to any intellectual property rights is granted within this document.

United Silicon Carbide, Inc. assumes no liability whatsoever relating to the choice, selection or use of the United Silicon Carbide, Inc. products and services described herein.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.org/www.onsemi.or

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales