SiC JFET Division

Is Now Part of

Onsemi

To learn more about onsemi[™], please visit our website at <u>www.onsemi.com</u>


onsemi and ONSEMI. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/ or specifications can and do vary in different applications and actal performance may vary over time. All opreating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death asso



Silicon Carbide (SiC) Combo JFET -EliteSiC, Power N-Channel, TO-247-4L, 750 V, 10 mohm (SiC JFET w/ Si MOSFET)

DATASHEET

UG4SC075011K4S



Part Number	Package	Marking
UG4SC075011K4S	TO-247-4L	UG4SC075011K4S



Rev. C, January 2025

Description

Qorvo's UG4SC075011K4S "Combo-FET" integrates both a 750V SiC JFET and a Low Voltage Si MOSFET into a single TO-247-4L package. This innovative approach allows users to create circuitry that would enable a normally-off switch while leveraging the benefits of a normally-on SiC JFET. These benefits include ultra-low on-resistance (R_{DS(on)}) to minimize conduction losses and the exceptional robustness characteristic of a simplified JFET device structure, making it capable of handling the high-energy switching required in circuit protection applications. For switch-mode power conversion application, this device provides separate access to the JFET and MOSFET gates for improved speed control and ease of paralleling multiple devices.

Features

- Low R_{DS(on)}
- Normally-off capability
- Improved speed control
- Improved parallel device operation (3+ FETs)
- Operating temperature: 175°C (max)
- High pulse current capability
- Excellent device robustness
- Silver-sintered die attach for excellent thermal resistance
- Short circuit rated
- AECQ Qualified

Typical applications

- Solid State / Semiconductor Circuit Breaker
- Solid State / Semiconductor Relay
- Battery Disconnects
- Surge Protection
- Inrush Current Control
- High power switch mode converters (>25kW)





Maximum Ratings

Parameter	Symbol	Test Conditions	Value	Units
Drain-source voltage	V _{DS}		750	V
JFET Gate (JG) to source voltage	V	DC	-30 to +3	V
JFET Gate (JG) to source voltage	V _{JGS}	AC ¹	-30 to +30	V
MOSFET Gate (G) to source voltage	V _{GS}	DC	-20 to +20	V
MOSFET Gate (G) to source voltage	V GS	AC (f > 1Hz)	-25 to +25	V
Continuous drain current ²		T _C = 25°C	104	А
	I _D	T _C = 100°C	75	А
Pulsed drain current ³	I _{DM}	T _C = 25°C	300	А
Single pulsed avalanche energy ⁴	E _{AS}	L=15mH, I _{AS} = 4.5A	151	mJ
Power dissipation	P _{tot}	T _C = 25°C	357	W
Maximum junction temperature	T _{J,max}		175	°C
Operating and storage temperature	T _J ,T _{STG}		-55 to 175	°C
Max. lead temperature for soldering,	TL		250	°C

1. +30V AC rating applies for turn-on pulses <200ns applied with external R_G > 1 Ω .

- 2. Limited by $T_{\mbox{\tiny J,max}}$
- 3. Pulse width $t_{\rm p}$ limited by $T_{\rm J,max}$
- 4. Starting $T_J = 25^{\circ}C$

Thermal Characteristics

Parameter	Symbol	Test Conditions	Value			Units
			Min	Тур	Max	Units
Thermal resistance, junction-to-case	$R_{ ext{ hetaJC}}$			0.33	0.42	°C/W

QOUND

Electrical Characteristics (T_J = +25°C and V_{JGS} = 0V unless otherwise specified)

Typical Performance - Static

Parameter	Complete I	Test Conditions		Value			
Parameter	Symbol			Min	Тур	Max	- Units
Drain-source breakdown voltage	BV _{DS}	V _{GS} =0V, V _{JG}	_{is} =0V, I _D =1mA	750			V
	1	V _{DS} =750V, V _{GS} =0V, V _{IGS} =0V, T _I =25°C			3.5	60	
Total drain leakage current	I _{DSS}	V _{DS} =750V, V _{GS} =0V, V _{JGS} =0V, T _J =175°C			45		μA
Total JFET gate leakage current	I _{JGSS}	V _{JGS} =-20\	/, V _{GS} =+12V		0.1	55	μA
Total MOSFET gate leakage current	I _{GSS}	V _{GS} =-20	0V / +20V		2	20	μA
	R _{DS(on)}		V _{JGS} =2V T _J =25°C		10		mΩ
Drain-source on-resistance		V _{GS} =12V I _D =60A	T _J =25°C		11	14.2	
			T_=125°C		18.4		
			T_=175°C		24.2		
JFET gate threshold voltage	$V_{JG(th)}$	$V_{DS}=5V, V_{GS}=12V,$ $I_{D}=85mA$		-11.3	-9.3	-6.7	V
MOSFET gate threshold voltage	$V_{G(th)}$	V _{DS} =5V, V _{JGS} =0V, I _D =10mA		3.5	4.5	5.5	V
JFET gate resistance	R _{JG}	f=1MHz, open drain			0.7		Ω
MOSFET gate resistance	R _G	f=1MHz,	open drain		2.3		Ω

Typical Performance - Reverse Diode

Parameter	Symbol	Test Conditions	Value			Units
		Test Conditions	Min	Тур	Max	Units
Diode continuous forward current ¹	I _S	T _C = 25°C			104	А
Diode pulse current ²	I _{S,pulse}	T _C = 25°C			300	А
Forward voltage	V	V_{GS} =0V, V_{JGS} =0V, I_{S} =30A, T_{J} =25°C		1.1	1.24	V
Forward voltage	V_{FSD}	V _{GS} =0V, V _{JGS} =0V, I _S =30A, T _J =175°C		1.2		
Reverse recovery charge	Q _{rr}	V_{DS} =400V, I_{S} =60A, V_{GS} =0V, V_{JGS} =0V, R_{JG} =0.7 Ω ,		242		nC
Reverse recovery time	t _{rr}	di/dt=2800A/μs, T _J =25°C		58		ns
Reverse recovery charge	Q _{rr}	V_{DS} =400V, I_{S} =60A, V_{GS} =0V, V_{JGS} =0V, R_{JG} =0.7 Ω ,		280		nC
Reverse recovery time	t _{rr}	di/dt=2800A/μs, Τ _J =150°C		89		ns



Typical Performance - Dynamic with MOSFET gate as control terminal and V_{JGS} =0V

Parameter	Symbol	Test Conditions	Value			Units
	Symbol		Min	Тур	Max	Units
MOSFET input capacitance	C _{iss}	– V _{DS} =400V, V _{GS} =0V, –		3245		
Output capacitance	C _{oss}	– V _{DS} =400V, V _{GS} =0V, – V _{JGS} =0V, f=100kHz		178		pF
Reverse transfer capacitance	C _{rss}	V _{JGS} -0V, 1-100KHZ		1.2		
Effective output capacitance, energy	C _{oss(er)}	V _{DS} =0V to 400V,		225		pF
Effective output capacitance, time	C _{oss(tr)}	$V_{DS}=0V, V_{JGS}=0V$		470		pF
related	Coss(tr)	VGS OV, VJGS OV		470		рі
C _{OSS} stored energy	E _{oss}	V _{DS} =400V, V _{GS} =0V, V _{JGS} =0V		18		μ
Total Gate charge	Q_{G}	V _{DS} =400V, I _D =60A, V _{JGS} =0V,		75		-6
Gate-drain charge	Q_{GD}	V _{GS} = 0V to 15V		13		nC
Gate-source charge	Q _{GS}			22		
Turn-on delay time	t _{d(on)}	Notes 5 and 6		50		
Rise time	t _r	V _{DS} =400V, I _D =60A,		21		
Turn-off delay time	t _{d(off)}	- V _{GS} =0V to +15V, R _{G ON} =1Ω, R _{G OFF} =10Ω,		107		ns
Fall time	t _f	$R_{JG_{ON}}=0.7\Omega, R_{JG_{OFF}}=4.7\Omega,$		33		
Turn-on energy	E _{ON}	Inductive Load, FWD: same device with		990		μ
Turn-off energy	E_{OFF}	$V_{GS} = 0V, R_G = 10\Omega, V_{JGS} = 0V,$		513		
Total switching energy	E _{TOTAL}	R _{JG} =0.7Ω, T _J =25°C		1503		
Turn-on delay time	t _{d(on)}	Notes 5 and 6		50		
Rise time	t _r	V _{DS} =400V, I _D =60A, V _{GS} =0V to +15V,		22		ns
Turn-off delay time	$t_{d(off)}$	$R_{G_{ON}}=1\Omega, R_{G_{OFF}}=10\Omega,$ $R_{JG_{ON}}=0.7\Omega, R_{JG_{OFF}}=4.7\Omega,$		110		
Fall time	t _f			30		
Turn-on energy	E _{ON}	Inductive Load, FWD: same device with		986		
Turn-off energy	E_{OFF}	$V_{GS} = 0V, R_G = 10\Omega, V_{JGS} = 0V, R_{JG} = 0.7\Omega, T_J = 150^{\circ}C$		454		μJ
Total switching energy	E _{TOTAL}			1440		

5. Measured with the half-bridge mode switching test circuit in Figure 23.

6. Devices are driven with the ClampDRIVE method as descriped in the section "Recommended Gate Drive Approach: ClampDRIVE method".





Typical Performance - Dynamic with JFET gate as control terminal and V_{GS} =+12V

Parameter	Symbol	Test Conditions	Value			Units
			Min	Тур	Max	Units
JFET input capacitance	C _{Jiss}	V _{DS} =400V, V _{JGS} =-20V, f=100kHz		1385		
JFET output capacitance	C _{Joss}			175		pF
JFET reverse transfer capacitance	C _{Jrss}			170		
JFET total gate charge	Q _{JG}	V _{DS} =400V, I _D =60A, V _{JGS} = -18V to 0V		223		
JFET gate-drain charge	Q _{JGD}			126		nC
JFET gate-source charge	Q _{JGS}			35		

Typical Performance Diagrams - MOSFET gate as control terminal and V_{JGS} =0V




Figure 1. Typical output characteristics at $T_J = -55^{\circ}C$, tp < 250µs






Figure 2. Typical output characteristics at $T_J = 25^{\circ}C$, tp < 250µs





Spice Models

Contact

Learn

More

ି ନ

Buy Online

FET-Jet

Figure 3. Typical output characteristics at $T_J = 175^{\circ}C$, tp < 250 μ s

Figure 4. Normalized on-resistance vs. temperature at V_{GS} = 12V and I_{D} = 60A




Figure 5. Typical drain-source on-resistances at V_{GS} = 12V






Figure 6. Typical transfer characteristics at V_{DS} = 5V










Figure 9. 3rd quadrant characteristics at $T_J = -55^{\circ}C$




Figure 8. Typical gate charge at V_{DS} =400V and I_D = 60A






Figure 10. 3rd quadrant characteristics at $T_J = 25^{\circ}C$





Spice Models

Contact

Learn

More

Buy Online

FET-Jet

Figure 11. 3rd quadrant characteristics at $T_J = 175^{\circ}C$

Figure 12. Typical stored energy in C_{OSS} at V_{GS} = 0V




Figure 13. Typical capacitances at f = 100kHz and V_{GS} = 0V




Figure 14. DC drain current derating





Figure 15. Total power dissipation



Spice

Models

Contact

Learn

More

0

Buy Online

FET-Jet

Figure 16. Maximum transient thermal impedance




Figure 17. Safe operation area at T_C = 25°C, D = 0, Parameter t_p




Figure 18. Reverse recovery charge Qrr vs. junction temperature





Figure 19. Clamped inductive switching energy vs. drain current at V_{DS} = 400V and T_J = 25°C



Spice

Models

Contact

Learn

More

 \mathbf{D}

°.

Buy Online

FET-Jet

Figure 20. Clamped inductive switching turn-off energy vs. JFET gate resistor R_{JG_OFF} at V_{DS} = 400V, I_D = 60A, and T_J = 25°C




Figure 21. Clamped inductive switching turn-on energy vs. JFET gate resistor R_{JG_ON} at V_{DS} = 400V, I_D = 60A, and T_1 = 25°C






Figure 22. Clamped inductive switching energy vs. junction temperature at V_{DS} = 400V and I_D = 60A

QONOD







Typical Performance Diagrams - JFET gate as control terminal and V_{GS} =+12V




Figure 24. Typical output characteristics with JFET




Figure 25. Typical output characteristics with JFET




Figure 26. Typical output characteristics with JFET gate as control at T_J = 175°C, t_p < 250 μ s





Figure 28. Typical JFET capacitances at f = 100kHz and V_{JGS} = -20V



Spice Models

Contact Sales Learn

More

୍ଦ୍ୱର୍ଚ୍ଚ

Buy Online

FET-Jet

Calculator

Ħ

Figure 27. Typical JFET gate charge at V_{DS} = 400V and I_{D} = 60A





Recommended Gate Drive Approach: ClampDRIVE method

Since both JFET gate and MOSFET gate are accessible, more parameters and approaches can be used to control the switching behaviors of the device and make the device suitable for a wide range applications from solid state circuit breakers requiring ultra-high current turn-off capability to motor drives requiring fast switching speed. The recommended gate drive approach is the ClampDRIVE method, with which the desired turn-on speed, turn-off speed and reverse recovery performance can be achieved at the same time. The main idea of this method is to dynamically tune the JFET gate resistor value R_{JG} such that, in the off-state, R_{JG} is small enough not to cause a reverse recovery issue, and during turn-off transient, R_{JG} is set to a higher value for the desired turn-off performance. This method can be easily implemented using a commercial off-the-shelf gate driver with miller clamp pre-driver output, as illustrated in Figure A. VIN is the gate driver input signal. VO is the gate driver output and CLAMPDRV is the gate driver miller clamp pre-driver output. M2 is the clamp MOSFET used to control the JFET gate resistance. The MOSFET M2 is directly controlled by the CLAMPDRV signal.

In the on-state, CLAMPDRV is low which turns the MOSFET M2 off, thus, the effective JFET gate resistance is R_{JG_OFF} . During the turn-off transient, CLAMPDRV is kept low until the device is fully off. This means the JFET gate resistance is R_{JG_OFF} during the turn-off process, and R_{GJ_OFF} can be used to effectively control turn-off speed. After the device is fully off, CLAMPDRV is changed to high level, which turns the MOSFET M2 on.

In the off-state, CLAMPDRV is high and the clamp MOSFET M2 is in on-state. The effective JFET gate resistance is equal to the parallel combination of R_{JG_OFF} and R_{JG_ON} . R_{JG_ON} can be selected small enough to prevent the reverse recovery issue. During the turn-on transient, the JFET gate current may flow from the cascode source through the body diode of the MOSFET M2 and R_{JG_ON} into the JFET gate, so, the turn-on process is also determined by R_{JG_ON} .

In summary, the optimum switching performance of the SiC cascode FETs can be realized with the ClampDRIVE method by selecting proper JFET gate resistors R_{JG_ON} and R_{JG_OFF} .




Figure A. Circuit schematic and timing diagram of the ClampDRIVE method






Important notice

The information contained herein is believed to be reliable; however, Qorvo makes no warranties regarding the information contained herein and assumes no responsibility or liability whatsoever for the use of the information contained herein. All information contained herein is subject to change without notice. Customers should obtain and verify the latest relevant information before placing orders for Qorvo products. The information contained herein or any use of such information does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other intellectual property rights, whether with regard to such information itself or anything described by such information. THIS INFORMATION DOES NOT CONSTITUTE A WARRANTY WITH RESPECT TO THE PRODUCTS DESCRIBED HEREIN, AND QORVO HEREBY DISCLAIMS ANY AND ALL WARRANTIES WITH RESPECT TO SUCH PRODUCTS WHETHER EXPRESS OR IMPLIED BY LAW, COURSE OF DEALING, COURSE OF PERFORMANCE, USAGE OF TRADE OR OTHERWISE, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Without limiting the generality of the foregoing, Qorvo products are not warranted or authorized for use as critical components in medical, life-saving, or life-sustaining applications, or other applications where a failure would reasonably be expected to cause severe personal injury or death.



TO-247-4L PACKAGE OUTLINE, PART MARKING AND TUBE SPECIFICATIONS

PACKAGE OUTLINE



DIM	INC	HES	MILLIMETERS		
	MIN	MAX	MIN	MAX	
A	0.185	0.209	4.7	5.31	
A1	0.087	0.102	2.21	2.59	
A2	0.059	0.098	1.5	2.49	
b	0.039	0.055	0.99	1.4	
b2	0.065	0.094	1.65	2.39	
С	0.015	0.035	0.38	0.89	
D	0.819	0.845	20.8	21.46	
D1	0.515	-	13.08	-	
D2	0.02	0.053	0.51	1.35	
E	0.61	0.64	15.49	16.26	
е	0.100 BSC		2.54 BSC		
e1	0.19	0.21	4.83	5.33	
E1	0.53	-	13.46	-	
E2	0.14	0.16	3.56	4.06	
L	0.78	0.8	19.81	20.32	
L1	-	0.177	-	4.5	
ФР	0.14	0.144	3.56	3.66	
ΦΡ1	0.278	0.291	7.06	7.39	
Q	0.212	0.244	5.38	6.2	
S	0.243 BSC		6.17 BSC		



TO-247-4L PACKAGE OUTLINE, PART MARKING AND TUBE SPECIFICATIONS

PART NUMBER = REFER TO DS_PN DECODER FOR DETAILS X = ASSEMBLY SITE

YY = YEAR WW = WORK WEEK LLL = LOT ID

PACKING TYPE

ANTI-STATIC TUBE

QUANTITY /TUBE : 30 UNITS

XYYWW

DISCLAIMER

United Silicon Carbide, Inc. reserves the right to change or modify any of the products and their inherent physical and technical specifications without prior notice. United Silicon Carbide, Inc. assumes no responsibility or liability for any errors or inaccuracies within.

Information on all products and contained herein is intended for description only. No license, express or implied, to any intellectual property rights is granted within this document.

United Silicon Carbide, Inc. assumes no liability whatsoever relating to the choice, selection or use of the United Silicon Carbide, Inc. products and services described herein.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>