QOCVO

SiC JFET Division

Is Now Part of

Onsemi

To learn more about onsemi[™], please visit our website at <u>www.onsemi.com</u>

onsemi and ONSEMI. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/ or specifications can and do vary in different applications and actal performance may vary over time. All opreating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death asso






Silicon Carbide (SiC) Cascode JFET -EliteSiC, Power N-Channel, TO-247-3L, 1200 V, 150 mohm

Rev. D, January 2025

DATASHEET

UJ3C120150K3S



Part Number	Package	Marking
UJ3C120150K3S	TO-247-3L	UJ3C120150K3S



Description

This SiC FET device is based on a unique 'cascode' circuit configuration, in which a normally-on SiC JFET is co-packaged with a Si MOSFET to produce a normally-off SiC FET device. The device's standard gate-drive characteristics allows for a true "drop-in replacement" to Si IGBTs, Si FETs, SiC MOSFETs or Si superjunction devices. Available in the TO-247-3L package, this device exhibits ultralow gate charge and exceptional reverse recovery characteristics, making it ideal for switching inductive loads, and any application requiring standard gate drive.

Features

- Typical on-resistance R_{DS(on),typ} of 150mΩ
- Maximum operating temperature of 175°C
- Excellent reverse recovery
- Low gate charge
- Low intrinsic capacitance
- ESD protected, HBM class 2
- AECQ Qualified

Typical applications

- EV charging
- PV inverters
- Switch mode power supplies
- Power factor correction modules
- Motor drives
- Induction heating





Maximum Ratings

Parameter	Symbol	Test Conditions	Value	Units
Drain-source voltage	V _{DS}		1200	V
Gate-source voltage	V _{GS}	DC	-25 to +25	V
Continuous drain current ¹		T _C = 25°C	18.4	А
Continuous drain current	ID	T _C = 100°C	13.8	А
Pulsed drain current ²	I _{DM}	T _C = 25°C	38	А
Single pulsed avalanche energy ³	E _{AS}	L=15mH, I _{AS} =2A	30	mJ
Power dissipation	P _{tot}	T _C = 25°C	166.7	W
Maximum junction temperature	T _{J,max}		175	°C
Operating and storage temperature	T _J , T _{STG}		-55 to 175	°C
Max. lead temperature for soldering, 1/8" from case for 5 seconds	TL		250	°C

1. Limited by $T_{\mbox{\tiny J,max}}$

2. Pulse width t_p limited by $T_{J,max}$

3. Starting $T_J = 25^{\circ}C$

Thermal Characteristics

Parameter	Symbol	Test Conditions	Value			Units
Parameter			Min	Тур	Max	Offics
Thermal resistance, junction-to-case	$R_{\theta JC}$			0.7	0.9	°C/W









Electrical Characteristics (T_J = +25°C unless otherwise specified)

Typical Performance - Static

Parameter	Symbol	Test Conditions	Value			11.21.
			Min	Тур	Max	- Units
Drain-source breakdown voltage	BV _{DS}	V_{GS} =0V, I_{D} =1mA	1200			V
Total drain leakage current		V _{DS} =1200V, V _{GS} =0V, T _J =25°C		2	50	- μΑ
	I _{DSS}	V _{DS} =1200V, V _{GS} =0V, T _J =175°C		17		
Total gate leakage current	I _{GSS}	V _{DS} =0V, T _J =25°C, V _{GS} =-20V / +20V		4	±20	μA
Drain-source on-resistance	R _{DS(on)}	V _{GS} =12V, I _D =5A, T _J =25°C		150	180	
		V _{GS} =12V, I _D =5A, T _J =125°C		250		mΩ
		V _{GS} =12V, I _D =5A, T _J =175°C		330		
Gate threshold voltage	V _{G(th)}	V_{DS} =5V, I_{D} =10mA	3.5	4.4	5.5	V
Gate resistance	R _G	f=1MHz, open drain		4.6		Ω

Typical Performance - Reverse Diode

Parameter	Symbol	Test Conditions	Value			Units
			Min	Тур	Max	Units
Diode continuous forward current ¹	ا _s	T _C =25°C			18.4	А
Diode pulse current ²	$I_{S,pulse}$	T _C =25°C			38	А
Forward voltage	V _{FSD}	V _{GS} =0V, I _F =5A, T _J =25°C		1.46	2	- V
		V _{GS} =0V, I _F =5A, T _J =175°C		2		
Reverse recovery charge	Q _{rr}	V_{R} =800V, I _F =13A, V_{GS} =0V, R _{G_EXT} =20Ω		63		nC
Reverse recovery time	t _{rr}	di/dt=1700A/µs, T_=150°C		28		ns





Typical Performance - Dynamic

Parameter	Symbol	Test Conditions	Value			– Units
		Test Conditions	Min	Тур	Max	Units
Input capacitance	C _{iss}			738		
Output capacitance	C _{oss}	- V _{DS} =100V, V _{GS} =0V f=100kHz		58		pF
Reverse transfer capacitance	C _{rss}	1-100KHZ		1.8		
Effective output capacitance, energy related	C _{oss(er)}	V _{DS} =0V to 800V, V _{GS} =0V		34		pF
Effective output capacitance, time related	C _{oss(tr)}	$V_{DS}=0V \text{ to } 800V,$ $V_{GS}=0V$		68		pF
C _{OSS} stored energy	E _{oss}	V _{DS} =800V, V _{GS} =0V		10.8		μJ
Total gate charge	Q _G	- V _{DS} =800V, I _D =13A, $-$ V _{GS} = -5V to15V $-$		30		
Gate-drain charge	Q_{GD}			6		nC
Gate-source charge	Q_{GS}	V _{GS} - 5V (015V		10		
Turn-on delay time	t _{d(on)}	V = 000V = 124 Cata		21		
Rise time	t _r	V _{DS} =800V, I _D =13A, Gate Driver =-5V to +15V,		10		
Turn-off delay time	$t_{d(off)}$	Turn-on $R_{G,EXT}=1\Omega$, Turn-off $R_{G,EXT}=20\Omega$ Inductive Load, FWD: UJ3D1205TS T _J =150°C		36		ns
Fall time	t _f			7		
Turn-on energy	E _{ON}			175		
Turn-off energy	E _{OFF}			46		μJ
Total switching energy	E _{TOTAL}			221		





Typical Performance Diagrams




Figure 1. Typical output characteristics at T_J = - 55°C, tp < 250 μ s




Figure 2. Typical output characteristics at $T_J = 25^{\circ}C$, tp < 250μ s




Figure 3. Typical output characteristics at T $_{\rm J}$ = 175°C, tp < 250 μs




Figure 4. Normalized on-resistance vs. temperature at V_{GS} = 12V and I_D = 5A







Figure 5. Typical drain-source on-resistances at V_{GS} = 12V



Spice Models

Buy Online Learn

More

Contact

Related Devices

Figure 6. Typical transfer characteristics at V_{DS} = 5V




Figure 7. Threshold voltage vs. junction temperature at V_{DS} = 5V and I_{D} = 10mA




Figure 8. Typical gate charge at V_{DS} = 800V and I_{D} = 13A

United **SiC**




Figure 9. 3rd quadrant characteristics at $T_J = -55^{\circ}C$





Figure 11. 3rd quadrant characteristics at $T_J = 175^{\circ}C$



Spice Models

Buy Online Contact Sales Learn

0 More

Related Devices

Figure 10. 3rd quadrant characteristics at $T_J = 25^{\circ}C$




Figure 12. Typical stored energy in C_{OSS} at V_{GS} = 0V







Figure 13. Typical capacitances at f = 100kHz and V_{GS} = 0V



Spice Models

Buy Online Learn

0 More

Contact

Figure 14. DC drain current derating

Related




Figure 15. Total power dissipation




Figure 16. Maximum transient thermal impedance








Figure 17. Safe operation area at T_{C} = 25°C, D = 0, Parameter $t_{\rm p}$






Figure 18. Clamped inductive switching energy vs. drain current at $T_J = 150^{\circ}C$








Figure 20. Clamped inductive switching turn-off energy vs. R_{G,EXT_OFF}

United **SiC**






Figure 21. Clamped inductive switching energy vs. junction temperature at V_{DS} = 800V and I_D = 13A

Applications Information

SiC FETs are enhancement-mode power switches formed by a highvoltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance ($R_{DS(on)}$), output capacitance (C_{oss}), gate charge (Q_G), and reverse recovery charge (Qrr) leading to low conduction and switching losses. The SiC FETs also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode.

Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the FET is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on SiC FET operation, see www.unitedsic.com.

Disclaimer

UnitedSiC reserves the right to change or modify any of the products and their inherent physical and technical specifications without prior notice. UnitedSiC assumes no responsibility or liability for any errors or inaccuracies within.


Information on all products and contained herein is intended for description only. No license, express or implied, to any intellectual property rights is granted within this document.

UnitedSiC assumes no liability whatsoever relating to the choice, selection or use of the UnitedSiC products and services described herein.



TO-247-3L PACKAGE OUTLINE, PART MARKING AND TUBE SPECIFICATIONS

PACKAGE OUTLINE



SYM	INC	HES	MILLIN	NETERS	
	MIN	MAX	MIN	МАХ	
A	0.185	0.209	4.699	5.309	
A1	0.087	0.102	2.21	2.61	
A2	0.059	0.098	1.499	2.489	
b	0.039	0.055	0.991	1.397	
b2	0.065	0.094	1.651	2.388	
b4	0.102	0.135	2.591	3.429	
С	0.015	0.035	0.381	0.889	
D	0.819	0.845	20.803	21.463	
D1	0.515	-	13.081	-	
D2	0.02	0.053	0.508	1.346	
E	0.61	0.64	15.494	16.256	
е	0.214 BSC		5.44	BSC	
E1	0.53	-	13.462	-	
E2	0.135	0.157	3.429	3.988	
L	0.78	0.8	19.812	20.32	
L1	-	0.177	-	4.496	
ØР	0.14	0.144	3.556	3.658	
ØP1	0.278	0.291	7.061	7.391	
Q	0.212	0.244	5.385	6.198	
S	0.243	3 BSC	6.17 BSC		



PART MARKING

PART NUMBER SUSSE XYYWW LLL

PART NUMBER = REFER TO DS_PN DECODER FOR DETAILS

X = ASSEMBLY SITE YY = YEAR WW = WORK WEEK LLL = LOT ID

PACKING TYPE

ANTI-STATIC TUBE

QUANTITY / TUBE : 30 UNITS

DISCLAIMER

United Silicon Carbide, Inc. reserves the right to change or modify any of the products and their inherent physical and technical specifications without prior notice. United Silicon Carbide, Inc. assumes no responsibility or liability for any errors or inaccuracies within.

Information on all products and contained herein is intended for description only. No license, express or implied, to any intellectual property rights is granted within this document.

United Silicon Carbide, Inc. assumes no liability whatsoever relating to the choice, selection or use of the United Silicon Carbide, Inc. products and services described herein.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>