# QOCVO

# **SiC JFET Division**

**Is Now Part of** 

# Onsemi

To learn more about onsemi<sup>™</sup>, please visit our website at <u>www.onsemi.com</u>

onsemi and ONSEMI. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/ or specifications can and do vary in different applications and actal performance may vary over time. All opreating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death asso




## Silicon Carbide (SiC) Cascode JFET -EliteSiC, Power N-Channel, D2PAK-7L, 750 V, 23 mohm

Rev. C, January 2025

### DATASHEET

# UJ4C075023B7S



Part Number	Package	Marking
UJ4C075023B7S	D <sup>2</sup> PAK-7L	UJ4C075023B7S



### Description

The UJ4C075023B7S is a 750V,  $23m\Omega$  G4 SiC FET. It is based on a unique 'cascode' circuit configuration, in which a normally-on SiC JFET is co-packaged with a Si MOSFET to produce a normally-off SiC FET device. The device's standard gate-drive characteristics allows for a true "drop-in replacement" to Si IGBTs, Si FETs, SiC MOSFETs or Si superjunction devices. Available in the D<sup>2</sup>PAK-7L package, this device exhibits ultra-low gate charge and exceptional reverse recovery characteristics, making it ideal for switching inductive loads and any application requiring standard gate drive.

### Features

- On-resistance R<sub>DS(on)</sub>: 23mΩ (typ)
- Operating temperature: 175°C (max)
- Excellent reverse recovery: Q<sub>rr</sub> = 80nC
- Low body diode V<sub>FSD</sub>: 1.23V
- Low gate charge: Q<sub>G</sub> = 37.8nC
- \* Threshold voltage  $V_{G(th)}$ : 4.8V (typ) allowing 0 to 15V drive
- Low intrinsic capacitance
- ESD protected: HBM class 2 and CDM class C3
- D<sup>2</sup>PAK-7L package for faster switching, clean gate waveforms
- AECQ Qualified

### Typical applications

- EV charging
- PV inverters
- Switch mode power supplies
- Power factor correction modules
- Motor drives
- Induction heating





### Maximum Ratings

Parameter	Symbol	Test Conditions	Value	Units
Drain-source voltage	V <sub>DS</sub>		750	V
Cata aquiraquialtaga	V	DC	-20 to +20	V
Gate-source voltage	V <sub>GS</sub>	AC (f > 1Hz)	-25 to +25	V
Continuous drain current <sup>1</sup>	1	T <sub>C</sub> = 25°C	64	А
Continuous drain current	I <sub>D</sub>	T <sub>C</sub> = 100°C	46	А
Pulsed drain current <sup>2</sup>	I <sub>DM</sub>	T <sub>C</sub> = 25°C	196	А
Single pulsed avalanche energy <sup>3</sup>	E <sub>AS</sub>	L=15mH, I <sub>AS</sub> =3A	67	mJ
SiC FET dv/dt ruggedness	dv/dt	$V_{DS} \le 500V$	150	V/ns
Power dissipation	P <sub>tot</sub>	T <sub>C</sub> = 25°C	278	W
Maximum junction temperature	T <sub>J,max</sub>		175	°C
Operating and storage temperature	TJ, T <sub>STG</sub>		-55 to 175	°C
Reflow soldering temperature	$T_{solder}$	reflow MSL 1	245	°C

1. Limited by  $T_{\text{J},\text{max}}$ 

2. Pulse width  $t_p$  limited by  $T_{J,max}$ 

3. Starting  $T_J = 25^{\circ}C$ 

Thermal Characteristics

Parameter	Symbol Test Conditions			Units		
	Symbol	Test Conditions	Min	Тур	Max	Units
Thermal resistance, junction-to-case	$R_{ ext{ hetaJC}}$			0.42	0.54	°C/W



Electrical Characteristics (T<sub>J</sub> = +25°C unless otherwise specified)

### **Typical Performance - Static**

Parameter	Cump hal	Test Conditions		Units			
Parameter	Symbol	Test Conditions	Min	Тур	Max	Units	
Drain-source breakdown voltage	BV <sub>DS</sub>	V <sub>GS</sub> =0V, I <sub>D</sub> =1mA	750			V	
Total ducin lockage company		V <sub>DS</sub> =750V, V <sub>GS</sub> =0V, T <sub>J</sub> =25°C		2	30		
Total drain leakage current	DSS	DSS V <sub>DS</sub> =750V, V <sub>GS</sub> =0V, T <sub>J</sub> =175°C		15		μA	
Total gate leakage current	I <sub>GSS</sub>	V <sub>DS</sub> =0V, T <sub>J</sub> =25°C, V <sub>GS</sub> =-20V / +20V		6	±20	μA	
		V <sub>GS</sub> =12V, I <sub>D</sub> =40A, T <sub>J</sub> =25°C		23	29		
Drain-source on-resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> =12V, I <sub>D</sub> =40A, T <sub>J</sub> =125°C		39		mΩ	
		V <sub>GS</sub> =12V, I <sub>D</sub> =40A, T <sub>J</sub> =175°C		50			
Gate threshold voltage	V <sub>G(th)</sub>	$V_{DS}$ =5V, $I_{D}$ =10mA	4	4.8	6	V	
Gate resistance	R <sub>G</sub>	f=1MHz, open drain		4.5		Ω	

### Typical Performance - Reverse Diode

Parameter	Symbol	Test Conditions			Units		
	Symbol	Test Conditions	Min	Тур	Max		
Diode continuous forward current <sup>1</sup>	ا <sub>s</sub>	T <sub>C</sub> = 25°C			64	А	
Diode pulse current <sup>2</sup>	$I_{S,pulse}$	T <sub>C</sub> = 25°C			196	А	
Forward voltage	V <sub>FSD</sub>	V <sub>GS</sub> =0V, I <sub>S</sub> =20A, T <sub>J</sub> =25°C	1.23		1.39	v	
Torward voltage	▼ FSD	V <sub>GS</sub> =0V, I <sub>S</sub> =20A, T <sub>J</sub> =175°C		1.45		V	
Reverse recovery charge	Q <sub>rr</sub>	$V_{R}$ =400V, I <sub>S</sub> =40A, $V_{GS}$ =0V, R <sub>G_EXT</sub> =50 $\Omega$		80		nC	
Reverse recovery time	t <sub>rr</sub>	di/dt=1200A/μs, T <sub>J</sub> =25°C		12		ns	
Reverse recovery charge	Q <sub>rr</sub>	$V_R$ =400V, I <sub>S</sub> =40A, $V_{GS}$ =0V, R <sub>G_EXT</sub> =50 $\Omega$		84		nC	
Reverse recovery time	t <sub>rr</sub>	di/dt=1200A/µs, Tj=150°C		12.8		ns	





### Typical Performance - Dynamic

Davana akan	Course la sel	Test Canditians		1.1			
Parameter	Symbol	Test Conditions	Min	Тур	Max	Units	
Input capacitance	C <sub>iss</sub>	y = 400y y = 0y		1400			
Output capacitance	C <sub>oss</sub>	- V <sub>DS</sub> =400V, V <sub>GS</sub> =0V - f=100kHz -		93		pF	
Reverse transfer capacitance	C <sub>rss</sub>	I-100KHZ		2.5			
Effective output capacitance, energy related	C <sub>oss(er)</sub>	$V_{DS}$ =0V to 400V, $V_{GS}$ =0V		116		pF	
Effective output capacitance, time related	C <sub>oss(tr)</sub>	$V_{DS}$ =0V to 400V, $V_{GS}$ =0V		232		pF	
C <sub>OSS</sub> stored energy	E <sub>oss</sub>	V <sub>DS</sub> =400V, V <sub>GS</sub> =0V		9.3		μJ	
Total gate charge	Q <sub>G</sub>	- V <sub>DS</sub> =400V, I <sub>D</sub> =40A, -		37.8			
Gate-drain charge	$Q_{GD}$	$V_{DS} = 0V \text{ to } 15V$		8		nC	
Gate-source charge	Q <sub>GS</sub>	VGS - 0V 10 13 V		11.8			
Turn-on delay time	t <sub>d(on)</sub>	Notes 4,		11			
Rise time	t <sub>r</sub>	V <sub>DS</sub> =400V, I <sub>D</sub> =40A, Gate Driver =0V to +15V,		23		nc	
Turn-off delay time	$t_{d(off)}$	Turn-on $R_{G,EXT} = 1\Omega$ ,		158		ns	
Fall time	t <sub>f</sub>	Turn-off $R_{G,EXT}$ =50 $\Omega$ ,		17			
Turn-on energy	E <sub>ON</sub>	inductive Load, FWD: same device with V <sub>GS</sub> = 0V		219			
Turn-off energy	E <sub>OFF</sub>	and $R_G = 50\Omega$ ,		167		μJ	
Total switching energy	E <sub>TOTAL</sub>	T_=25°C		386			
Turn-on delay time	t <sub>d(on)</sub>	Notes 4,		11		ns	
Rise time	t <sub>r</sub>	V <sub>DS</sub> =400V, I <sub>D</sub> =40A, Gate Driver =0V to +15V,		23			
Turn-off delay time	t <sub>d(off)</sub>	Turn-on $R_{G,EXT} = 1\Omega$ ,		160			
Fall time	t <sub>f</sub>	Turn-off $R_{G,EXT}$ =50 $\Omega$ ,		18.4			
Turn-on energy	E <sub>ON</sub>	inductive Load, FWD: same device with V <sub>GS</sub> = 0V		238			
Turn-off energy	E <sub>OFF</sub>	and $R_G = 50\Omega$ ,		189		μJ	
Total switching energy	E <sub>TOTAL</sub>	T <sub>J</sub> =150°C		427		1	

4. Measured with the switching test circuit in Figure 23.






### Typical Performance - Dynamic (continued)

Devenester	Complete	Symbol Test Conditions		Value			
Parameter	Symbol Test Conditions		Min	Тур	Max	- Units	
Turn-on delay time	t <sub>d(on)</sub>			13			
Rise time	t <sub>r</sub>	Notes 5 and 6, V <sub>DS</sub> =400V, I <sub>D</sub> =40A, Gate		23			
Turn-off delay time	t <sub>d(off)</sub>	Driver =0V to +15V,		44		- ns	
Fall time	t <sub>f</sub>	Turn-on $R_{G,EXT} = 1\Omega$ ,		9.6			
Turn-on energy including $R_S$ energy	E <sub>ON</sub>	Turn-off $R_{G,EXT}=5\Omega$ , inductive Load, FWD: same		231			
Turn-off energy including R <sub>S</sub> energy	E <sub>OFF</sub>	device with $V_{GS} = 0V$ and		53			
Total switching energy	E <sub>TOTAL</sub>	$R_{G} = 5\Omega$ , RC snubber: - $R_{S}=10\Omega$ and $C_{S}=200pF$ , - $T_{J}=25^{\circ}C$		284		μJ	
Snubber R <sub>s</sub> energy during turn-on	E <sub>RS_ON</sub>			8			
Snubber R <sub>s</sub> energy during turn-off	E <sub>RS_OFF</sub>			5			
Turn-on delay time	t <sub>d(on)</sub>			12			
Rise time	t <sub>r</sub>	Notes 5 and 6, V <sub>DS</sub> =400V, I <sub>D</sub> =40A, Gate		23			
Turn-off delay time	t <sub>d(off)</sub>	Driver =0V to +15V,		44		- ns	
Fall time	t <sub>f</sub>	Turn-on $R_{G,EXT} = 1\Omega$ ,		9.6			
Turn-on energy including R <sub>S</sub> energy	E <sub>ON</sub>	Turn-off $R_{G,EXT}=5\Omega$ , inductive Load, FWD: same		231			
Turn-off energy including R <sub>s</sub> energy	E <sub>OFF</sub>	$R_{G} = 5\Omega, RC snubber:$ $R_{S} = 10\Omega and C_{S} = 200 pF,$ $T_{I} = 150^{\circ}C$		53			
Total switching energy	E <sub>TOTAL</sub>			284		μJ	
Snubber R <sub>s</sub> energy during turn-on	E <sub>RS_ON</sub>			8.3			
Snubber R <sub>s</sub> energy during turn-off	E <sub>RS_OFF</sub>			6			

5. Measured with the switching test circuit in Figure 24.

6. In this datasheet, all the switching energies (turn-on energy, turn-off energy and total energy) presented in the tables and Figures include the device RC snubber energy losses.



Spice Models

Contact Sales Learn

Buy Online

FET-Jet

Calculato

III

Typical Performance Diagrams




Figure 1. Typical output characteristics at T\_J = - 55°C, tp < 250 $\mu$ s

Figure 2. Typical output characteristics at T  $_{\rm J}$  = 25°C, tp < 250 $\mu s$ 




Figure 3. Typical output characteristics at T  $_{\rm J}$  = 175°C, tp < 250 $\mu s$ 




Figure 4. Normalized on-resistance vs. temperature at  $V_{GS}$  = 12V





Figure 5. Typical drain-source on-resistances at  $V_{GS}$  = 12V



Spice Models

Contact Sales Learn

C

60 A

Buy Online

FET-Jet

Calculato

Ħ

Figure 6. Typical transfer characteristics at  $V_{DS}$  = 5V




Figure 7. Threshold voltage vs. junction temperature at  $V_{\text{DS}}$  = 5V and  $I_{\text{D}}$  = 10mA




Figure 8. Typical gate charge at  $I_D$  = 40A





Figure 9. 3rd quadrant characteristics at  $T_J = -55^{\circ}C$ 



Spice Models

Contact Sales Learn

Buy Online

FET-Jet

Calculato

Ħ

Figure 10. 3rd quadrant characteristics at T<sub>J</sub> = 25°C




Figure 11. 3rd quadrant characteristics at T<sub>J</sub> = 175°C




Figure 12. Typical stored energy in  $C_{OSS}$  at  $V_{GS}$  = 0V





Figure 13. Typical capacitances at f = 100kHz and  $V_{GS}$  = 0V



Spice Models

Contact Sales Learn

FET-Jet

Calculato

Ħ

Buy

Online

Figure 14. DC drain current derating




Figure 15. Total power dissipation




Figure 16. Maximum transient thermal impedance





Figure 17. Safe operation area at T<sub>C</sub> = 25°C, D = 0, Parameter  $t_p$ 



00

Buy

Online

Spice

Models

Contact Sales Learn

More

0

FET-Jet

Calculato

III

Figure 18. Reverse recovery charge Qrr vs. junction temperature




Figure 19. Clamped inductive switching energy vs. drain current at  $V_{DS}$  = 400V and  $T_J$  = 25°C




Figure 21. Clamped inductive switching energy vs. junction temperature at  $V_{DS}$  =400V and  $I_D$  = 40A






Figure 21. Clamped inductive switching turn-on energy vs.  $R_{G,\text{EXT\_ON}}$ 




Figure 22. Clamped inductive switching turn-off energy vs.  $R_{G,EXT_OFF}$ 




Figure 23. Schematic of the half-bridge mode switching test circuit. Note, a bus RC snubber ( $R_{BS} = 2.5\Omega$ ,  $C_{BS}=100$ nF) is used to reduce the power loop high frequency oscillations.




Figure 24. Schematic of the half-bridge mode switching test circuit with device RC snubbers ( $R_s = 10\Omega$ ,  $C_s = 200$ pF) and a bus RC snubber ( $R_{BS} = 2.5\Omega$ ,  $C_{BS} = 100$ nF).





### **Applications Information**

SiC FETs are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance ( $R_{DS(on)}$ ), output capacitance ( $C_{oss}$ ), gate charge ( $Q_G$ ), and reverse recovery charge ( $Q_{rr}$ ) leading to low conduction and switching losses. The SiC FETs also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode.

Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the FET is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on SiC FET operation, see www.unitedsic.com.


A snubber circuit with a small  $R_{(G)}$ , or gate resistor, provides better EMI suppression with higher efficiency compared to using a high  $R_{(G)}$  value. There is no extra gate delay time when using the snubber circuitry, and a small  $R_{(G)}$  will better control both the turn-off  $V_{(DS)}$  peak spike and ringing duration, while a high  $R_{(G)}$  will damp the peak spike but result in a longer delay time. In addition, the total switching loss when using a snubber circuit is less than using high  $R_{(G)}$ , while greatly reducing  $E_{(OFF)}$  from mid-to-full load range with only a small increase in  $E_{(ON)}$ . Efficiency will therefore improve with higher load current. For more information on how a snubber circuit will improve overall system performance, visit the UnitedSiC website at www.unitedsic.com

#### Important notice

The information contained herein is believed to be reliable; however, Qorvo makes no warranties regarding the information contained herein and assumes no responsibility or liability whatsoever for the use of the information contained herein. All information contained herein is subject to change without notice. Customers should obtain and verify the latest relevant information before placing orders for Qorvo products. The information contained herein or any use of such information does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other intellectual property rights, whether with regard to such information itself or anything described by such information. THIS INFORMATION DOES NOT CONSTITUTE A WARRANTY WITH RESPECT TO THE PRODUCTS DESCRIBED HEREIN, AND QORVO HEREBY DISCLAIMS ANY AND ALL WARRANTIES WITH RESPECT TO SUCH PRODUCTS WHETHER EXPRESS OR IMPLIED BY LAW, COURSE OF DEALING, COURSE OF PERFORMANCE, USAGE OF TRADE OR OTHERWISE, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Without limiting the generality of the foregoing, Qorvo products are not warranted or authorized for use as critical components in medical, life-saving, or life-sustaining applications, or other applications where a failure would reasonably be expected to cause severe personal injury or death.



#### PACKAGE OUTLINE



	7L-D2PAK								
SYM	M	М	IN	СН					
SIM	Min	Max	Min	Max					
A	4.30	4.56	.169	.180					
A1	0.00	0.25	.000	.010					
A2	2.45	2.75	.096	.108					
b	0.50	0.70	.020	.028					
b1	0.50		.020	-					
с	0.40	0.60	.016	.024					
c1	0.40		.016						
c2	1.20	1.40	.047	.055					
D	8.93	9.23	.352	.363					
D1	4.65	4.95	.183	.195					
D2	7.90	8.10	.311	.319					
e	1.27	BSC	.050 BSC						
E	10.08	10.28	.397	.405					
E1	6.82	7.62	.269	.300					
E2	6.50	8.60	.256	.339					
E3	3.50	3.70	.138	.146					
н	15.00	16.00	.591	.630					
H1	6.68	6.88	.263	.271					
H3	7.3	REF.	.287	REF					
L	1.90	2.50	.075	.098					
L1	0.98	1.42	.039	.056					
L3	0.25	BSC	.0098	BSC					
L4	5.22	REF	.205	REF					
ØP1	0.65	0.85	.026	.033					
ØP2	1.40	1.60	.055	.063					


#### Notes:

- 1. GENERAL TOLERANCE: ±0.1 unless otherwise specified
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. PACKAGE BODY SIDES EXCLUDE MOLD FLASH AND GATE BURRS.
- 4. DIMENSION L IS MEASURED IN GAUGE LINE.
- 5. CONVERTED INCH DIMENSIONS ARE NOT NECESSARILY EXACT.
- 6. DIMENSION c1 AND b1 APPLIES TO BASE METAL ONLY



TO263-7L (D2PAK-7L) PACKAGE OUTLINE, PA MARKING, TAPE AND REEL SPECIFICATION	ART	Page <b>2</b> of <b>4</b>
DS_TO_263_7L		Rev D


#### PART MARKING





#### PACKING TYPE

#### Carrier Tape




UNIT: MM

PACKAGE	AO	BO	KO	DO	D1	E	E1	E2	P0	P1	P2	Т
D2PAK (24 mm)	10.80 ±0.10	16.30 ±0.10	4.70 ±0.10	1.50 ±0.10	1.50 +0.1 -0	24.00 ±0.30	1.75 ±0.10	11.50 ±0.10	16.00 ±0.10	4.00 ±0.10	2.00 ±0.10	0.35 ±0.10

Exte	erior	size	
-	W1	16.9±0.1	
Spec 1	W2	1.3±0.1	
	W3	1.0±0.1	
-	W1	17.2±0.1	0
Spec 2	W2	1.8±0.1	Б
2	W3	0.85±0.1	$\bigcirc$

<u>Reel</u>



All dimensions in millimeters Anti-Static Tape and Rell (T&R) Quantity per Reel: 800 units



TO263-7L (D2PAK-7L) PACKAGE OUTLINE, MARKING, TAPE AND REEL SPECIFICATION	PART	Page <b>4</b> of <b>4</b>
DS_TO_263_7L		Rev D

#### DISCLAIMER

The information contained herein is believed to be reliable; however, Qorvo makes no warranties regarding the information contained herein and assumes no responsibility or liability whatsoever for the use of the information contained herein. All information contained herein is subject to change without notice. Customers should obtain and verify the latest relevant information before placing orders for Qorvo products. The information contained herein, or any use of such information does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other intellectual property rights, whether with regards to such information itself or anything described by such information. THIS INFORMATION DOES NOT CONSTITUTE A WARRANTY WITH RESPECT TO THE PRODUCTS DESCRIBED HEREIN, AND QORVO HEREBY DISCLAIMS ANY AND ALL WARRANTIES WITH RESPECT TO SUCH PRODUCTS WHETHER EXPRESS OR IMPLIED BY LAW, COURSE OF DEALING, COURSE OF PERFORMANCE, USAGE OF TRADE OR OTHERWISE, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Without limiting the generality of the foregoing, Qorvo products are not warranted or authorized for use as critical components in medical, lifesaving, or life-sustaining applications, or other applications where a failure would reasonably be expected to cause severe personal injury or death.

#### **REVISION HISTORY**

Revision	Create Date (mm/dd/yyyy)	Description of Change	Initiator of Change
С	11/06/2023	Updated to Qorvo template Updated Package outline drawing based latest drawing revision	Glenn Galang
D	05/21/2024	Added illustration of device orientation on carrier tape (page 3)	Glenn Galang

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent\_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>