QOCVO

SiC JFET Division

Is Now Part of

Onsemi

To learn more about onsemi[™], please visit our website at <u>www.onsemi.com</u>

onsemi and ONSEMI. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/ or specifications can and do vary in different applications and actal performance may vary over time. All opreating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death asso






Silicon Carbide (SiC) Cascode JFET -EliteSiC, Power N-Channel, TO-247-4L, 750 V, 44 mohm

Rev. C, January 2025

DATASHEET

UJ4C075044K4S



Part Number	Package	Marking
UJ4C075044K4S	TO-247-4L	UJ4C075044K4S



Description

The UJ4C075044K4S is a 750V, $44m\Omega$ G4 SiC FET. It is based on a unique 'cascode' circuit configuration, in which a normally-on SiC JFET is co-packaged with a Si MOSFET to produce a normally-off SiC FET device. The device's standard gate-drive characteristics allows for a true "drop-in replacement" to Si IGBTs, Si FETs, SiC MOSFETs or Si superjunction devices. Available in the TO-247-4L package, this device exhibits ultra-low gate charge and exceptional reverse recovery characteristics, making it ideal for switching inductive loads and any application requiring standard gate drive.

Features

- On-resistance R_{DS(on)}: 44mΩ (typ)
- Operating temperature: 175°C (max)
- Excellent reverse recovery: Q_{rr} = 72nC
- Low body diode V_{FSD}: 1.2V
- Low gate charge: Q_G = 37.8nC
- + Threshold voltage $V_{G(th)}$: 4.8V (typ) allowing 0 to 15V drive
- Low intrinsic capacitance
- ESD protected: HBM class 2 and CDM class C3
- TO-247-4L package for faster switching, clean gate waveforms
- AECQ Qualified

Typical applications

- EV charging
- PV inverters
- Switch mode power supplies
- Power factor correction modules
- Motor drives
- Induction heating





Maximum Ratings

Parameter	Symbol	Test Conditions	Value	Units
Drain-source voltage	V _{DS}		750	V
Coto course veltare	V	DC	-20 to +20	V
Gate-source voltage	V _{GS}	AC (f > 1Hz)	-25 to +25	V
Continuous drain current ¹	$\begin{tabular}{ c c c c c c } \hline V_{DS} & & & & & & & & & & & & & & & & & & &$	T _C =25°C	37.4	А
Continuous drain current	D	T _C =100°C	27.6	А
Pulsed drain current ²	I _{DM}	T _C = 25°C	110	А
Single pulsed avalanche energy ³	E _{AS}	L=15mH, I _{AS} =2.1A	33	mJ
SiC FET dv/dt ruggedness	dv/dt	$V_{DS} \le 500V$	200	V/ns
Power dissipation	P _{tot}	T _C = 25°C	203	W
Maximum junction temperature	T _{J,max}		175	°C
Operating and storage temperature	T _J , T _{STG}		-55 to 175	°C
Max. lead temperature for soldering, 1/8" from case for 5 seconds	TL		250	°C

1. Limited by $T_{J,max}$

2. Pulse width t_p limited by $T_{J,max}$

3. Starting $T_J = 25^{\circ}C$

Thermal Characteristics

Parameter	Symbol	Test Conditions		Units		
			Min	Тур	Max	Units
Thermal resistance, junction-to-case	$R_{ ext{ heta}JC}$			0.57	0.74	°C/W





Electrical Characteristics (T_J = +25°C unless otherwise specified)

Typical Performance - Static

Parameter	Symphol	Test Canditions		11.20.		
Farameter	Symbol	Test Conditions	Min	Тур	Max	Units
Drain-source breakdown voltage	BV _{DS}	V_{GS} =0V, I_{D} =1mA	750			V
Total drain leakage current		V _{DS} =750V, V _{GS} =0V, T _J =25°C		1.5	15	4
	I _{DSS}	V _{DS} =750V, V _{GS} =0V, T _J =175°C		15		μA
Total gate leakage current	I _{GSS}	V _{DS} =0V, T _J =25°C, V _{GS} =-20V / +20V		6	±20	μA
Drain-source on-resistance	R _{DS(on)}	V _{GS} =12V, I _D =25A, T _J =25°C		44	56	
		V _{GS} =12V, I _D =25A, T _J =125°C		75		mΩ
		V _{GS} =12V, I _D =25A, T _J =175°C	101			
Gate threshold voltage	V _{G(th)}	V_{DS} =5V, I_{D} =10mA	4	4.8	6	V
Gate resistance	R _G	f=1MHz, open drain		4.5		Ω

Typical Performance - Reverse Diode

Parameter	Symbol	Test Conditions		Units			
r ai allietei	Symbol	Test Conditions	Min	Тур	Max	Units	
Diode continuous forward current ¹	ا _S	T _C = 25°C			37.4	А	
Diode pulse current ²	I _{S,pulse}	T _C =25°C			110	А	
Forward voltage	V _{FSD}	V _{GS} =0V, I _S =10A, T _J =25°C	1.2		1.36	V	
	• FSD	V _{GS} =0V, I _S =10A, T _J =175°C		1.42		v	
Reverse recovery charge	Q _{rr}	V_R =400V, I _S =25A, V_{GS} =0V, R _{G_EXT} =5 Ω		72		nC	
Reverse recovery time	t _{rr}	di/dt=1200A/μs, T _J =25°C		12		ns	
Reverse recovery charge	Q _{rr}	V_R =400V, I _S =25A, V_{GS} =0V, R _{G_EXT} =5 Ω		93		nC	
Reverse recovery time	t _{rr}	di/dt=1200A/µs, T_j=150°C		12		ns	





Typical Performance - Dynamic

Devenetor	Cumple of	Test Conditions	Value			Units
Parameter	Symbol	Test Conditions	Min	Тур	Max	Units
Input capacitance	C _{iss}	- V _{DS} =400V, V _{GS} =0V -		1400		
Output capacitance	C _{oss}	$ v_{DS}$ =4000, v_{GS} =00 $-$ f=100kHz $-$		55		pF
Reverse transfer capacitance	C _{rss}	1-100KHZ		2.5		
Effective output capacitance, energy related	C _{oss(er)}	V_{DS} =0V to 400V, V_{GS} =0V		66.4		pF
Effective output capacitance, time related	C _{oss(tr)}	V_{DS} =0V to 400V, V_{GS} =0V		131		pF
C _{OSS} stored energy	E _{oss}	V _{DS} =400V, V _{GS} =0V		5.3		μJ
Total gate charge	Q _G	– V _{DS} =400V, I _D =25A, –		37.8		
Gate-drain charge	Q_{GD}	$V_{DS} = 400 V, I_D = 25 A,$ $V_{GS} = 0V \text{ to } 15 V$		8		nC
Gate-source charge	Q _{GS}	VGS - 0V 10 13 V		11.8		
Turn-on delay time	t _{d(on)}	Notes 4 and 5,		12		
Rise time	t _r	$V_{DS}=400V, I_{D}=25A, Gate$ Driver =0V to +15V, Turn-on R _{GEXT} = 1Ω,		20		
Turn-off delay time	t _{d(off)}			43		ns
Fall time	t _f	Turn-off $R_{G,EXT} = 5\Omega$,		7		
Turn-on energy including R _s energy	E _{ON}	inductive Load,		131		
Turn-off energy including R_s energy	E _{OFF}	FWD: same device with V_{GS} = 0V and $R_G = 5\Omega$, RC		15		
Total switching energy	E _{TOTAL}	snubber: $R_s = 15\Omega$ and		146		μJ
Snubber R_s energy during turn-on	E _{RS_ON}	C _s =68pF,		1.7		
Snubber R_s energy during turn-off	E_{RS_OFF}	T_=25°C		4.9		
Turn-on delay time	t _{d(on)}	Notes 4 and 5,		11		
Rise time	t _r	V _{DS} =400V, I _D =25A, Gate		20		20
Turn-off delay time	t _{d(off)}	Driver =0V to +15V,		46		ns
Fall time	t _f	Turn-on $R_{G,EXT} = 1\Omega$, Turn-off $R_{G,EXT} = 5\Omega$, inductive Load, FWD: same device with V_{GS} = 0V and $R_G = 5\Omega$, RC		7		
Turn-on energy including R_s energy	E _{ON}			140		
Turn-off energy including R_s energy	E _{OFF}			24		
Total switching energy	E _{TOTAL}	snubber: $R_s = 15\Omega$ and		164		μJ
Snubber R_s energy during turn-on	E _{RS_ON}	C _s =68pF,		1.6		
Snubber R _s energy during turn-off	E_{RS_OFF}	TJ=150°C		4.1		

4. Measured with the switching test circuit in Figure 35.

5. In this datasheet, all the switching energies (turn-on energy, turn-off energy and total energy) presented in the tables and Figures include the device RC snubber energy losses.





Typical Performance - Dynamic (continued)

Deveneeten	Complete L	Test Conditions	Value			– Units
Parameter	Symbol	Test Conditions	Min	Тур	Max	Units
Turn-on delay time	t _{d(on)}			12		
Rise time	t _r	Note 6, V_{DS} =400V, I _D =25A, Gate Driver =0V to +15V, Turn-on R _{G,EXT} = 1Ω, Turn-off R _{G,EXT} =5Ω, inductive Load,		18		
Turn-off delay time	t _{d(off)}			44		ns
Fall time	t _f			6		
Turn-on energy including R _s energy	E _{ON}			104		
Turn-off energy including R _s energy	E _{OFF}	FWD: UJ3D06512TS, RC		20		
Total switching energy	E _{TOTAL}	snubber: $R_s = 15\Omega$ and		124		μJ
Snubber R _s energy during turn-on	E _{RS_ON}	– C _s =68pF, – T _I =25°C		1		
Snubber R _s energy during turn-off	E _{RS_OFF}			5]
Turn-on delay time	t _{d(on)}			12		_
Rise time	t _r	Note 6, V _{DS} =400V, I _D =25A, Gate		18		
Turn-off delay time	t _{d(off)}	Driver = 0V to +15V,		45		ns
Falltime	t _f	Turn-on $R_{G,EXT} = 1\Omega$,		6		
Turn-on energy including R _s energy	E _{ON}	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$		122		
Turn-off energy including R _s energy	E _{OFF}			25		
Total switching energy	E _{TOTAL}			147		μ
Snubber R _s energy during turn-on	E _{RS_ON}			1		
Snubber R _s energy during turn-off	E _{RS_OFF}			6		

6. Measured with the switching test circuit in Figure 36.





Typical Performance Diagrams




Figure 1. Typical output characteristics at T_J = - 55°C, tp < 250 μ s




Figure 2. Typical output characteristics at $T_J = 25^{\circ}C$, tp < 250μ s




Figure 3. Typical output characteristics at T $_{\rm J}$ = 175°C, tp < 250 μs




Figure 4. Normalized on-resistance vs. temperature at V_{GS} = 12V








Figure 5. Typical drain-source on-resistances at V_{GS} = 12V




Figure 6. Typical transfer characteristics at V_{DS} = 5V




Figure 7. Threshold voltage vs. junction temperature at V_{DS} = 5V and I_{D} = 10mA






Figure 8. Typical gate charge at I_D = 25A



FET-Jet Calculator	P	Buy Online	3	Spice Models		Contact Sales		Learn More
-----------------------	---	---------------	----------	-----------------	--	------------------	--	---------------








Figure 10. 3rd quadrant characteristics at $T_J = 25^{\circ}C$




Figure 11. 3rd quadrant characteristics at T_J = 175°C




Figure 12. Typical stored energy in C_{OSS} at V_{GS} = 0V








Figure 13. Typical capacitances at f = 100kHz and V_{GS} = 0V




Figure 14. DC drain current derating




Figure 15. Total power dissipation




Figure 16. Maximum transient thermal impedance







Figure 17. Safe operation area at T_C = 25°C, D = 0, Parameter t_p



Spice

Models

Contact

Sales

Learn

More

Buy Online

FET-Jet

Calculato

III

Figure 18. Reverse recovery charge Qrr vs. junction temperature




Figure 19. Clamped inductive switching energy vs. drain current at V_{DS} = 400V and T_J = 25°C




Figure 20. Clamped inductive switching energy vs. drain current at V_{DS} = 500V and T_J = 25°C








Figure 21. RC snubber energy loss vs. drain current at V_{DS} = 400V and T_J = 25°C




Figure 22. RC snubber energy losses vs. drain current at V_{DS} = 500V and T_J = 25°C




Figure 23. Clamped inductive switching energies vs. $R_{G,EXT}$ at V_{DS} = 400V, I_D = 25A, and T_J = 25°C




Figure 24. RC snubber energy losses vs. $R_{G,EXT}$ at V_{DS} = 400V, I_D = 25A, and T_J = 25°C








Figure 25. Clamped inductive switching energies vs. snubber capacitance C_S at V_{DS} = 400V, I_D = 25A, and T_J = 25°C




Figure 26. RC snubber energy losses vs. snubber capacitance C_S at V_{DS} = 400V, I_D =25A, and T_J = 25°C




Figure 27. Clamped inductive switching energy vs. junction temperature at V_{DS} =400V and I_D = 25A





Figure 28. Clamped inductive switching energy vs. junction temperature at V_{DS} =500V and I_D =25A



300



FET-Jet

Calculator





Figure 29. Clamped inductive switching energy vs. drain current at V_{DS} = 400V and T_J = 25°C



Spice

Models

Contact

Sales

Learn

More

Buy

Online

Figure 30. Clamped inductive switching energy vs. drain current at V_{DS} = 500V and T_J = 25°C




Figure 31. RC snubber energy losses vs. drain current at $V_{\rm DS}$ = 400V and $T_{\rm J}$ = 25°C




Figure 32. RC snubber energy losses vs. drain current at V_{DS} = 500V and T_J = 25°C



FET-Jet Calculat	or 😵 Buy Onli	ne 😴 Sp	oice odels	Contact Sales		Learn More
---------------------	------------------	---------	---------------	------------------	--	---------------




Figure 33. Clamped inductive switching energy vs. junction temperature at V_{DS} =400V and I_D = 25A




Figure 34. Clamped inductive switching energy vs. junction temperature at V_{DS} =500V and I_D =25A




Figure 35. Schematic of the half-bridge mode switching test circuit. Note, a bus RC snubber ($R_{BS} = 5\Omega$, $C_{BS} = 100$ nF) is used to reduce the power loop high frequency oscillations.




Figure 36. Schematic of the chopper mode switching test circuit. Note, a bus RC snubber ($R_{BS} = 5\Omega$, $C_{BS}=100$ nF) is used to reduce the power loop high frequency oscillations.





Applications Information

SiC FETs are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance ($R_{DS(on)}$), output capacitance (C_{oss}), gate charge (Q_G), and reverse recovery charge (Q_{rr}) leading to low conduction and switching losses. The SiC FETs also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode.

Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the FET is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on SiC FET operation, see www.unitedsic.com.

A snubber circuit with a small $R_{(G)}$, or gate resistor, provides better EMI suppression with higher efficiency compared to using a high $R_{(G)}$ value. There is no extra gate delay time when using the snubber circuitry, and a small $R_{(G)}$ will better control both the turn-off $V_{(DS)}$ peak spike and ringing duration, while a high $R_{(G)}$ will damp the peak spike but result in a longer delay time. In addition, the total switching loss when using a snubber circuit is less than using high $R_{(G)}$, while greatly reducing $E_{(OFF)}$ from mid-to-full load range with only a small increase in $E_{(ON)}$. Efficiency will therefore improve with higher load current. For more information on how a snubber circuit will improve overall system performance, visit the UnitedSiC website at www.unitedsic.com

Disclaimer

UnitedSiC reserves the right to change or modify any of the products and their inherent physical and technical specifications without prior notice. UnitedSiC assumes no responsibility or liability for any errors or inaccuracies within.


Information on all products and contained herein is intended for description only. No license, express or implied, to any intellectual property rights is granted within this document.

UnitedSiC assumes no liability whatsoever relating to the choice, selection or use of the UnitedSiC products and services described herein.



TO-247-4L PACKAGE OUTLINE, PART MARKING AND TUBE SPECIFICATIONS

PACKAGE OUTLINE



DIM	INC	HES	MILLIN	NETERS
	MIN	MAX	MIN	MAX
A	0.185	0.209	4.7	5.31
A1	0.087	0.102	2.21	2.59
A2	0.059	0.098	1.5	2.49
b	0.039	0.055	0.99	1.4
b2	0.065	0.094	1.65	2.39
С	0.015	0.035	0.38	0.89
D	0.819	0.845	20.8	21.46
D1	0.515	-	13.08	-
D2	0.02	0.053	0.51	1.35
E	0.61	0.64	15.49	16.26
e	0.100 BSC		2.54 BSC	
e1	0.19	0.21	4.83	5.33
E1	0.53	-	13.46	-
E2	0.14	0.16	3.56	4.06
L	0.78	0.8	19.81	20.32
L1	-	0.177	-	4.5
ФР	0.14	0.144	3.56	3.66
ΦΡ1	0.278	0.291	7.06	7.39
Q	0.212	0.244	5.38 6.2	
S	0.243 BSC		6.17 BSC	



TO-247-4L PACKAGE OUTLINE, PART MARKING AND TUBE SPECIFICATIONS

PART NUMBER = REFER TO DS_PN DECODER FOR DETAILS X = ASSEMBLY SITE YY = YEAR WW = WORK WEEK

LLL = LOT ID

PACKING TYPE

ANTI-STATIC TUBE

QUANTITY /TUBE : 30 UNITS

XYYWW

DISCLAIMER

United Silicon Carbide, Inc. reserves the right to change or modify any of the products and their inherent physical and technical specifications without prior notice. United Silicon Carbide, Inc. assumes no responsibility or liability for any errors or inaccuracies within.

Information on all products and contained herein is intended for description only. No license, express or implied, to any intellectual property rights is granted within this document.

United Silicon Carbide, Inc. assumes no liability whatsoever relating to the choice, selection or use of the United Silicon Carbide, Inc. products and services described herein.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and asfety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, cost

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS: Technical Library: www.onsemi.com/design/resources

Technical Library: www.onsemi.com/design/resources/technical_documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales