3.3 V ECL Programmable Delay Chip

Active

概览

The MC100EP196 is a programmable delay chip (PDC) designed primarily for clock deskewing and timing adjustment. It provides programmably variable delay of a differential ECL input signal. It has similar architecture to the EP195 with the added feature of further tuneability in delay using the FTUNE pin. The FTUNE input takes an analog voltage from VCC to VEE to fine tune the output delay from 0 to 60 ps.

  • Maximum Frequency > 1.2 GHz Typical
  • PECL Mode Operating Range: VCC = 3.0 V to 3.6 V with VEE = 0 V
  • NECL Mode Operating Range: VCC = 0 V with VEE = -3.0 V to -3.6 V
  • Open Input Default State
  • Safety Clamp on Inputs
  • A Logic High on the ENbar Pin Will Force Q to Logic Low
  • D[0:10] Can Accept Either ECL, LVCMOS, or LVTTL Inputs
  • VBB Output Reference Voltage
  • Pb-Free Packages are Available

Product Resources

Product services, tools and other useful resources related to MC100EP196

产品列表

如需购买产品或样品,请先登录您的安森美账号。

搜寻

Close Search

产品:

2

分享

产品系列:

可订购器件:

2

产品

状态

CAD Models

Compliance

Package Type

Case Outline

MSL Type

MSL Temp (°C)

Container Type

Container Qty.

ON Target

Input Level

Output Level

VCC Typ (V)

fMax Typ (MHz)

td(prog) Min (ns)

td(prog) Max (ns)

td(step) Typ (ps)

tJitter Typ (ps)

tR & tF Max (ps)

Reference Price

MC100EP196FAG

Active

CAD Model

Pb

A

H

P

LQFP-32

2

260

JTRAY

250

Y

ECL

ECL

3.3

1200

8.6

12

11

3

200

Price N/A

More Details

MC100EP196FAR2G

Active

CAD Model

Pb

A

H

P

LQFP-32

2

260

REEL

2000

Y

ECL

ECL

3.3

1200

8.6

12

11

3

200

Price N/A

More Details

Show More

1-25 of 25

Products per page

Jump to :

Product Support

如果你希望对这款安森美产品作进一步了解,欢迎点击下方提交表格联系我们的销售团队。