

# LDO Regulator - Low I<sub>GND</sub>, CMOS with/without Enable and with Enhanced 500 mA

# **NCP605, NCP606**

The NCP605/NCP606 provide in excess of 500 mA of output current at fixed voltage options or an adjustable output voltage from 5.0 V down to 1.25 V. These devices are designed for space constrained and portable battery powered applications and offer additional features such as high PSRR, low noise operation, short circuit and thermal protection. The devices are designed to be used with low cost ceramic capacitors and are packaged in the DFN6 3x3.3. NCP605 is designed without enable pin, NCP606 is designed with enable pin.

#### **Features**

- Output Voltage Options:
   Adjustable, 1.5 V, 1.8 V, 2.5 V, 2.8 V, 3.0 V, 3.3 V, 5.0 V
- Adjustable Output by External Resistors from 5.0 V down to 1.25 V
- Current Limit 675 mA
- Low I<sub>GND</sub> (Independent of Load)
- ± 1.5% Output Voltage Tolerance Over All Operating Conditions (Adjustable)
- ±2% Output Voltage Tolerance Over All Operating Conditions (Fixed)
- NCP605 Fixed is Direct Replacement LP8345
- Typical Noise Voltage of 50 μV<sub>rms</sub> without a Bypass Capacitor
- Enhanced ESD Ratings: 4 kV Human Body Mode (HBM)
   200 V Machine Model (MM)
- These are Pb-Free Devices

# **Typical Applications**

- · Hard Disk Drivers
- Notebook Computers
- Battery Power Electronics
- Portable Instrumentation




Figure 1. NCP605 Typical Application Circuit for Fixed Version (1.5 V, 1.8 V, 2.5 V, 2.8 V, 3.0 V, 3.3 V, 5.0 V)

1



## DFN6, 3x3.3 MN SUFFIX CASE 506AX

## MARKING DIAGRAM



xxxx = P605 or P606


zzz = ADJ, 150, 180, 250, 280, 300, 330, 500

A = Assembly Location


Y = Year WW = Work Week ■ = Pb-Free Package

(Note: Microdot may be in either location)

# NCP605 PIN CONNECTIONS



## NCP606 PIN CONNECTIONS DFN6 3x3.3mm



#### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 12 of this data sheet.




Figure 2. NCP606 Typical Application Circuit for Fixed Version (1.5 V, 1.8 V, 2.5 V, 2.8 V, 3.0 V, 3.0 V, 5.0 V)




Figure 3. NCP605 Typical Application Circuit for Adjustable Version (1.25 V <  $V_{out} \le 5.0 V$ )

Figure 4. NCP606 Typical Application Circuit for Adjustable Version (1.25 V <  $V_{out} \le 5.0 V$ )




Figure 5. NCP605 Typical Application Circuit for Adjustable Version (V<sub>out</sub> = 1.25 V)

Figure 6. NCP606 Typical Application Circuit for Adjustable Version (V<sub>out</sub> = 1.25 V)




Figure 7. NCP605 Simplified Block Diagram




Figure 8. NCP606 Simplified Block Diagram

#### PIN FUNCTION DESCRIPTION

Pin No.	Pin Name	Description
1	V <sub>in</sub>	Positive Power Supply Input*
2	GND	Power Supply Ground
3	NC/EN	NCP605: This Pin is Not Connected NCP606: This Pin is Enable Input, Active HIGH
4	V <sub>out</sub>	Regulated Output Voltage
5	SENSE/ADJ	Output Voltage Sense Input Fixed Version: Connect Directly to Output Capacitor Adjustable Version: Connect to Middle Point of External Resistor Divider
6	V <sub>in</sub>	Positive Power Supply Input*
EPAD	GND	Exposed Pad is Connected to Ground

<sup>\*</sup>Pins 1 and 6 must be connected together externally for output current full range operation

#### **ABSOLUTE MAXIMUM RATINGS**

	Rating	Symbol	Value	Unit
Input Voltage Range (Note 1)		V <sub>in</sub>	-0.3 to 6.5	V
Chip Enable Voltage Range (NCP60	06 only)	V <sub>EN</sub>	-0.3 to 6.5	V
Output Voltage Range		V <sub>out</sub>	-0.3 to 6.5	V
Output Voltage/Sense Input Range,	SENSE/ADJ	V <sub>ADJ</sub>	-0.3 to 6.5	V
ESD Capability	Human Body Model Machine Model	ESD	4000 200	V
Maximum Junction Temperature		$T_{J(MAX)}$	150	°C
Storage Temperature Range		T <sub>STG</sub>	-65 to 150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

This device series contains ESD Protection and exceeds the following tests:

ESD Human Body Model tested per AEC-Q100-002 (EIA/JESD22-A114)

ESD Machine Model tested per AEC- 150 mA per JEDEC standard: JESD78Q100-003 (EIA/JESD22-A115)

Latchup Current Maximum Rating:  $\leq$  150 mA per JEDEC standard: JESD78.

## THERMAL CHARACTERISTICS

Rating	Symbol	Value	Unit
Thermal Resistance, Junction-to-Ambient (Note 2)	$R_{ heta JA}$	75	°C/W
Thermal Resistance, Junction-to-Case	$R_{\Psi JC}$	18	°C/W

<sup>2.</sup> Soldered on 645 mm<sup>2</sup>, 1 oz copper area, FR4. Refer to ELECTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area.

## **OPERATING RANGES** (Note 3)

Rating	Symbol	Value	Unit
Input Voltage (Note 4)	V <sub>in</sub>	1.5 to 6.0	V
Output Current (Notes 5 and 6)	l <sub>out</sub>	0 to 675	mA
Junction Temperature	$T_J$	-40 to 150	°C
Ambient Temperature	T <sub>A</sub>	-40 to 125	°C

- 3. Refer to Electrical Characteristics and Application Information for Safe Operating Area.
- 4. Minimum V<sub>in</sub> = (V<sub>out</sub> + V<sub>DO</sub>) or 1.5 V, whichever is higher.
   5. Minimum limit valid for fixed versions only. For more details refer to Application Information Section.
- 6. Maximum limit for  $V_{out} = V_{out(nom)} 10\%$ .

<sup>1.</sup> Minimum  $V_{in} = (V_{out} + V_{DO})$  or 1.5 V, whichever is higher.

# **ELECTRICAL CHARACTERISTICS**

 $V_{in}$  = ( $V_{out}$  + 0.5 V) or 1.5 V, whichever is higher,  $C_{in}$  = 1  $\mu$ F,  $C_{out}$  = 1  $\mu$ F, for typical values  $T_A$  = 25°C, for min/max values  $T_A$  = -40°C to 85°C; unless otherwise noted. (Notes 9 and 10)

Parameter	Test Conditions	Symbol	Min	Тур	Max	Unit
Output voltage (Adjustable Version)	V <sub>in</sub> = 1.75 V to 6 V I <sub>out</sub> = 1 mA to 500 mA	V <sub>out</sub>	1.231 (-1.5%)	1.250	1.269 (+1.5%)	٧
Output voltage (Fixed Versions) 1.5 V 1.8 V 2.5 V 2.8 V 3.0 V 5.0 V	V <sub>in</sub> = (V <sub>out</sub> + 0.5 V) to 6 V I <sub>out</sub> = 1 mA to 500 mA	V <sub>out</sub>	1.470 1.764 2.450 2.744 2.940 3.234 4.900 (-2%)	1.5 1.8 2.5 2.8 3.0 3.3 5.0	1.530 1.836 2.550 2.856 3.060 3.366 5.100 (+2%)	V
Line regulation	$V_{in} = (V_{out} + 0.5 \text{ V}) \text{ to 6 V, } I_{out} = 1 \text{ mA}$	Reg <sub>line</sub>	_	4	10	mV
Load regulation	I <sub>out</sub> = 1 mA to 500 mA	Reg <sub>load</sub>	-	10	30	mV
Dropout voltage (Adjustable Version)	$\begin{aligned} &V_{DO} = V_{in} - V_{out} \\ &V_{out} = 1.25 \ V \\ &I_{out} = 500 \ mA \end{aligned}$	V <sub>DO</sub>	-	450	-	mV
Dropout voltage (Fixed Version)  1.5 V 1.8 V 2.5 V 2.8 V 3.0 V 3.3 V 5.0 V	$V_{DO} = V_{in} - (V_{out} - 0.1 \text{ V})$ $I_{out} = 500 \text{ mA}$ $V_{out} = 0 \text{ V to } 90\% \text{ V}_{out(nom)}$	V <sub>DO</sub>		290 250 200 190 180 170	360 300 250 240 230 220 200	mV
Disable Current (NCP606 Only) (Note 9)	V <sub>EN</sub> = 0 V	I <sub>DIS</sub>	-	0.1	1	μА
Ground Current	I <sub>out</sub> = 1 mA to 500 mA	I <sub>GND</sub>	-	145	180	μΑ
Current Limit (Note 10)	V <sub>out</sub> = V <sub>out(nom)</sub> - 10 %	I <sub>LIM</sub>	675	-	-	mA
Output Short Circuit Current	V <sub>out</sub> = 0 V	I <sub>SC</sub>	700	1000	1350	mA
Enable Input Threshold Voltage (NCP606 Only) Voltage Increasing, Logic High Voltage Decreasing, Logic Low	High Low	V <sub>th(EN)</sub>	0.9 -	- -	_ 0.4	V
Turn-on Time (Note 10)  1.25 V 1.5 V 1.8 V 2.5 V 2.8 V 3.0 V 3.3 V 5.0 V	$V_{in}$ = 0 V to ( $V_{out}$ + 0.5 V) or 1.75 V, whichever is higher $V_{out}$ = 0 V to 90% of $V_{out(nom)}$	t <sub>on</sub>	- - - - - -	6 6 7 8 10 12 15 30		μs
Enable Time (NCP606 Only) (Note 10) 1.25 V 1.5 V 1.8 V 2.5 V 2.8 V 3.0 V 3.3 V 5.0 V	V <sub>EN</sub> = From 0 V to V <sub>in</sub>	t <sub>EN</sub>	- - - - -	12 12 13 16 18 19 20 30		μs

Refer to ABSOLUTE MAXIMUM RATINGS and APPLICATION INFORMATION for Safe Operating Area.
 Performance guaranteed over the indicated operating temperature range by design and/or characterization tested at T<sub>J</sub> = T<sub>A</sub> = 25°C. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible.
 Refer to application information section.
 Values based on design and/or characterization.

# **ELECTRICAL CHARACTERISTICS**

 $V_{in} = (V_{out} + 0.5 \text{ V}) \text{ or } 1.5 \text{ V}, \text{ whichever is higher, } C_{in} = 1 \text{ } \mu\text{F}, \text{ } C_{out} = 1 \text{ } \mu\text{F}, \text{ for typical values } T_A = 25^{\circ}\text{C}, \text{ for min/max values } T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C}; \text{ unless otherwise noted. (Notes 9 and 10)}$ 

Parameter	Test Conditions	Symbol	Min	Тур	Max	Unit
Power Supply Ripple Rejection (Note 10)	$\begin{split} I_{out} &= 500 \text{ mA} \\ V_{out} &= 1.25 \text{ V} \\ V_{in} &- V_{out} = 1 \text{ V} \\ f &= 120 \text{ Hz}, 0.5 \text{ V}_{PP} \\ f &= 1 \text{ kHz}, 0.5 \text{ V}_{PP} \\ f &= 10 \text{ kHz}, 0.5 \text{ V}_{PP} \end{split}$	PSRR		62 55 40		dB
Output Noise Voltage (Note 10)	f = 10 Hz to 100 kHz, V <sub>out</sub> = 1.25 V	V <sub>n</sub>	-	50	-	$\mu V_{\text{rms}}$
Thermal Shutdown Temperature (Note 10)		T <sub>SD</sub>	-	175	-	°C
Thermal Shutdown Hysteresis (Note 10)		T <sub>SH</sub>	-	10	-	°C

- 7. Refer to ABSOLUTE MAXIMUM RATINGS and APPLICATION INFORMATION for Safe Operating Area.
- 8. Performance guaranteed over the indicated operating temperature range by design and/or characterization tested at T<sub>J</sub> = T<sub>A</sub> = 25°C. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible.
- 9. Refer to application information section.
- 10. Values based on design and/or characterization.

## **TYPICAL CHARACTERISTICS**




Figure 13. Dropout Voltage vs. Temperature  $(V_{out} = 5.0 \text{ V})$ 

Figure 14. Ground Current vs. Temperature

#### TYPICAL CHARACTERISTICS




Figure 15. Short Circuit Current Limit vs. Temperature (V<sub>out</sub> = 1.25 V)

Figure 16. PSRR vs. Frequency (V<sub>out</sub> = 1.25 V)




Figure 17. PSRR vs. Frequency (V<sub>out</sub> = 2.5 V)

Figure 18. Noise Density vs. Frequency  $(V_{out} = 1.25 V)$ 




Figure 19. Noise Density vs. Frequency  $(V_{out} = 2.5 V)$ 

Figure 20. Load Transient (V<sub>out</sub> = 2.5 V)

# **TYPICAL CHARACTERISTICS**




Figure 21. Line Transient (V<sub>out</sub> = 2.5 V)

Figure 22. Startup Transient (V<sub>out</sub> = 2.5 V)

#### **DEFINITIONS**

#### General

All measurements are performed using short pulse low duty cycle techniques to maintain junction temperature as close as possible to ambient temperature.

#### Line Regulation

The change in output voltage for a change in input voltage. The measurement is made under conditions of low dissipation or by using pulse techniques such that the average junction temperature is not significantly affected.

## **Load Regulation**

The change in output voltage for a change in output load current at a constant temperature.

#### **Dropout Voltage**

The input to output differential at which the regulator output no longer maintains regulation against further reductions in input voltage. Measured when the output drops 100 mV below its nominal value. The junction temperature, load current, and minimum input supply requirements affect the dropout level.

#### **Ground and Disable Currents**

Ground Current is the current that flows through the ground pin when the regulator operates without a load on its output ( $I_{GND}$ ). This consists of internal IC operation, bias, etc. It is actually the difference between the input current (measured through the LDO input pin) and the output load current. If the regulator has an input pin that reduces its internal bias and shuts off the output (enable/disable function), this term is called the disable current ( $I_{DIS}$ ).

#### **Current Limit and Short Circuit Current Limit**

Current Limit is value of output current by which output voltage drops by 10% with respect to its nominal value.

Short Circuit Current Limit is output current value measured with output of the regulator shorted to ground.

#### **PSRR**

Power Supply Rejection Ratio is defined as ratio of output voltage and input voltage ripple. It is measured in decibels (dB).

# **Output Noise Voltage**

This is the integrated value of the output noise over a specified frequency range. Input voltage and output load

current are kept constant during the measurement. Results are expressed in  $\mu V_{rms}$  or  $nV/\sqrt{Hz}$ .

#### Turn-on and Turn-off Times

Turn-on Time is time difference measured during power-up of the device from the moment when input voltage reaches 90% of its operating value to the moment when output voltage reaches 90% of its nominal value at specific output current or resistive load.

Turn-off Time is time difference measured during power-down of the device from the moment when input voltage drops to 10% of its operating value to the moment when output voltage drops to 10% of its nominal value at specific output current or resistive load.

#### **Enable and Disable Times**

Enable Time is time difference measured during power-up of the device from the moment when enable voltage reaches 90% of input voltage operating value to the moment when output voltage reaches 90% of its nominal value at specific output current or resistive load.

Disable Time is time difference measured during power-down of the device from the moment when enable voltage drops to 10% of input voltage operating value to the moment when output voltage drops to 10% of its nominal value at specific output current or resistive load.

## **Line Transient Response**

Typical output voltage overshoot and undershoot response when the input voltage is excited with a given slope.

# **Load Transient Response**

Typical output voltage overshoot and undershoot response when the output current is excited with a given slope between no-load and full-load conditions.

#### **Thermal Protection**

Internal thermal shutdown circuitry is provided to protect the integrated circuit in the event that the maximum junction temperature is exceeded. When activated at typically 175°C, the regulator turns off. This feature is provided to prevent failures from accidental overheating.

#### **Maximum Package Power Dissipation**

The power dissipation level at which the junction temperature reaches its maximum operating value.

#### **APPLICATIONS INFORMATION**

The NCP605/NCP606 regulator is self – protected with internal thermal shutdown and internal current limit. Typical application circuits are shown in Figures 1 to 4.

## Input Decoupling (Cin)

A ceramic or tantalum 1.0  $\mu F$  capacitor is recommended and should be connected close to the NCP605/NCP606 package. Higher capacitance and lower ESR will improve the overall line transient response.

# Output Decoupling (Cout)

The NCP605/NCP606 is a stable component and does not require a minimum Equivalent Series Resistance (ESR) for the output capacitor. The minimum output decoupling value is 1.0  $\mu$ F and can be augmented to fulfill stringent load transient requirements. The regulator works with ceramic chip capacitors as well as tantalum devices. Larger values improve noise rejection and load regulation transient response. Typical characteristics were measured with Murata ceramic capacitors. GRM219R71E105K (1  $\mu$ F, 25 V, X7R, 0805) and GRM21BR71A106K (10  $\mu$ F, 10 V, X7R, 0805).

## No-Load Regulation Considerations

The NCP605/NCP606 adjustable regulator will operate properly under conditions where the only load current is through the resistor divider that sets the output voltage. However, in the case where the NCP605/NCP606 is configured to provide a 1.250 V output, there is no resistor divider. If the part is enabled under no-load conditions, leakage current through the pass transistor at junction temperatures above 85°C can approach several microamps, especially as junction temperature approaches 150°C. If this leakage current is not directed into a load, the output voltage will rise up to a level approximately 20 mV above nominal.

The NCP605/ NCP606 contains an overshoot clamp circuit to improve transient response during a load current step release. When output voltage exceeds the nominal by approximately 20 mV, this circuit becomes active and clamps the output from further voltage increase. Tying the ENABLE pin to  $V_{in}$  (NCP606 only) will ensure that the part is active whenever the supply voltage is present, thus guaranteeing that the clamp circuit is active whenever leakage current is present.

When the NCP606 adjustable regulator is disabled, the overshoot clamp circuit becomes inactive and the pass transistor leakage will charge any capacitance on  $V_{out}$ . If no load is present, the output can charge up to within a few millivolts of  $V_{in}$ . In most applications, the load will present some impedance to  $V_{out}$  such that the output voltage will be inherently clamped at a safe level. A minimum load of  $10~\mu A$  is recommended.

Unlike LP8345, for NCP605/606 fixed voltage versions there is no limitation for minimum load current.

#### **Noise Decoupling**

The NCP605/NCP606 is a low noise regulator and needs no external noise reduction capacitor. Unlike other low noise regulators which require an external capacitor and have slow startup times, the NCP605/NCP606 operates without a noise reduction capacitor, has a typical 8  $\mu s$  turn–on time and achieves a 50  $\mu V_{rms}$  overall noise level between 10 Hz and 100 kHz.

#### **Enable Operation (NCP606 Only)**

The enable pin will turn the regulator on or off. The threshold limits are covered in the electrical characteristics table in this data sheet. The turn-on/turn-off transient voltage being supplied to the enable pin should exceed a slew rate of  $10~\text{mV/}\mu\text{s}$  to ensure correct operation. If the enable function is not to be used then the pin should be connected to  $V_{in}$ .

## **Output Voltage Adjust**

The output voltage can be adjusted from 1 times (Figure 4) to 4 times (Figure 3) the typical 1.250 V regulation voltage via the use of resistors between the output and the ADJ input. The output voltage and resistors are chosen using Equation 1 and Equation 2.

$$V_{out} = 1.250 \left( 1 + \frac{R_1}{R_2} \right) + \left( I_{ADJ} \times R_1 \right)$$
 (eq. 1)

$$R_2 \cong \frac{R_1}{\frac{V_{\text{out}}}{1.25} - 1}$$
 (eq. 2)

Input bias current  $I_{ADJ}$  is typically less than 150 nA. Choose  $R_1$  arbitrarily to minimize errors due to the bias current and to minimize noise contribution to the output voltage. Use Equation 2 to find the required value for  $R_2$ .

## Thermal

As power in the NCP605/NCP606 increases, it might become necessary to provide some thermal relief. The maximum power dissipation supported by the device is dependent upon board design and layout. Mounting pad configuration on the PCB, the board material, and the ambient temperature affect the rate of junction temperature rise for the part. When the NCP605/NCP606 has good thermal conductivity through the PCB, the junction temperature will be relatively low with high power applications. The maximum dissipation the NCP605/NCP606 can handle is given by:

$$P_{D(MAX)} = \frac{\left[T_{J(MAX)} - T_{A}\right]}{R_{\Theta,JA}}$$
 (eq. 3)

Since  $T_J$  is not recommended to exceed 125°C ( $T_{J(MAX)}$ ), then the NCP605/NCP606 soldered on 645 mm<sup>2</sup>, 1 oz copper area, FR4 can dissipate up to 1.3 W when the ambient

temperature (T<sub>A</sub>) is 25°C. See Figure 23 for  $R_{\theta JA}$  versus PCB area.

The power dissipated by the NCP605/NCP606 can be calculated from the following equations:

$$P_{D} \approx V_{in} (I_{GND}@I_{OUT}) + I_{out} (V_{in} - V_{out})$$
 (eq. 4)

or

$$V_{in(MAX)} \approx \frac{P_{D(MAX)} + (V_{out} \times I_{out})}{I_{out} + I_{GND}}$$
 (eq. 5)




Figure 23. Thermal Resistance vs. Copper Area

#### **Hints**

 $V_{in}$  and GND printed circuit board traces should be as wide as possible. When the impedance of these traces is high, there is a chance to pick up noise or cause the regulator to malfunction. Place external components, especially the output capacitor, as close as possible to the NCP605/NCP606, and make traces as short as possible.

# **ORDERING INFORMATION**

Device	Nominal Output Voltage (V)	Marking	Package	Shipping <sup>†</sup>
NCP605MNADJT2G	ADJ	P605 ADJ	DFN6 (Pb-Free)	3000 / Tape & Reel
NCP605MN15T2G	1.5	P605 150	DFN6 (Pb-Free)	3000 / Tape & Reel
NCP605MN18T2G	1.8	P605 180	DFN6 (Pb-Free)	3000 / Tape & Reel
NCP605MN25T2G	2.5	P605 250	DFN6 (Pb-Free)	3000 / Tape & Reel
NCP605MN28T2G	2.8	P605 280	DFN6 (Pb-Free)	3000 / Tape & Reel
NCP605MN30T2G	3.0	P605 300	DFN6 (Pb-Free)	3000 / Tape & Reel
NCP605MN33T2G	3.3	P605 330	DFN6 (Pb-Free)	3000 / Tape & Reel
NCP605MN50T2G	5.0	P605 500	DFN6 (Pb-Free)	3000 / Tape & Reel
NCP606MNADJT2G	ADJ	P606 ADJ	DFN6 (Pb-Free)	3000 / Tape & Reel
NCP606MN15T2G	1.5	P606 150	DFN6 (Pb-Free)	3000 / Tape & Reel
NCP606MN18T2G	1.8	P606 180	DFN6 (Pb-Free)	3000 / Tape & Reel
NCP606MN25T2G	2.5	P606 250	DFN6 (Pb-Free)	3000 / Tape & Reel
NCP606MN28T2G	2.8	P606 280	DFN6 (Pb-Free)	3000 / Tape & Reel
NCP606MN30T2G	3.0	P606 300	DFN6 (Pb-Free)	3000 / Tape & Reel
NCP606MN33T2G	3.3	P606 330	DFN6 (Pb-Free)	3000 / Tape & Reel
NCP606MN50T2G	5.0	P606 500	DFN6 (Pb-Free)	3000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.





PIN ONE REFERENCE

## DFN6 3.0x3.3, 0.95P CASE 506AX **ISSUE A**

A В

SEATING PLANE

NDTE 3

0.10 C A B
0.05 C NOTE 5

Ċ

6X L

-K

6X b

TOP VIEW

SIDE VIEW

-D2-

BOTTOM VIEW

**GENERIC MARKING DIAGRAM\*** 

XXXXX

XXXXX

AYWW=

DETAIL B

// 0.10 C

□ 0.08 C


DETAIL A


NOTE 4

**DATE 22 SEP 2020** 

#### NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- CONTROLLING DIMENSION: MILLIMETERS
  DIMENSION & APPLIES TO PLATED TERMINALS AND IS
  MEASURED BETWEEN 0.15 AND 0.30MM FROM THE TERMINAL TIP.
- COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.
- POSITIONAL TOLERANCE APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.







**MILLIMETERS** DIM MIN. NDM. MAX. 0.90 1.00 Α 0.80 A1 0.00 0.05 b 0.30 0.35 0.40 D 2.90 3.00 3.10 D2 1.90 2.00 2.10 Ε 3,20 3.30 3,40 E2 1.10 1.20 1.30 0.95 BSC e Κ 0.40 REF 0.40 0.50 0.60 L L1 0.00 \_\_\_ 0.15



-2.15 - C6X 0.83
$\Box$ $\Box$ $\Box$
3.60
0.95 PITCH 6X 0.50
RECOMMENDED MOUNTING FOOTPRINT

For additional information on our Pb-Free strategy and soldering details, please download the DN Seniconductor Soldering and Mounting Techniques Reference Manual, SDLDERRM/J.

# • (Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "=", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON21930D	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	DFN6 3.0X3.3, 0.95P		PAGE 1 OF 1		

XXXX = Specific Device Code = Assembly Location

= Work Week

= Pb-Free Package

= Year

WW

onsemi and ONSEMi, are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries, onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales