

300 mA, Ultra-Low Quiescent Current, I_Q 12 μA, Ultra-Low Noise, LDO Voltage Regulator

TSOP-5 SN SUFFIX CASE 483



NCP703

Noise sensitive RF applications such as Power Amplifiers in satellite radios, infotainment equipment, and precision instrumentation require very clean power supplies. The NCP703 is 300 mA LDO that provides the engineer with a very stable, accurate voltage with ultra low noise and very high Power Supply Rejection Ratio (PSRR) suitable for RF applications. The device doesn't require any additional noise bypass capacitor to achieve ultra-low noise performance. In order to optimize performance for battery operated portable applications, the NCP703 employs dynamic Iq management for ultra-low quiescent current consumption at light-load conditions and great dynamic performance.

Features

- Operating Input Voltage Range: 2.0 V to 5.5 V
- Available in Fixed Voltage Options: 0.8 to 3.5 V Contact Factory for Other Voltage Options
- Ultra-Low Quiescent Current of Typ. 12 μA
- Ultra-Low Noise: 13 μV_{RMS} from 100 Hz to 100 kHz
- Very Low Dropout: 180 mV Typical at 300 mA
- ±2% Accuracy Over Load/Line/Temperature
- High PSRR: 68 dB at 1 kHz
- Internal Soft-Start to Limit the Turn-On Inrush Current
- Thermal Shutdown and Current Limit Protections
- Stable with a 1 µF Ceramic Output Capacitor
- Available in TSOP-5 and XDFN 1.5 x 1.5 mm Package
- Active Output Discharge for Fast Turn-Off
- These are Pb-Free Devices

Typical Applications

- PDAs, Mobile Phones, GPS, Smartphones
- Wireless Handsets, Wireless LAN, Bluetooth, Zigbee
- Portable Medical Equipment
- Other Battery Powered Applications




Figure 1. Typical Application Schematic

1

MARKING DIAGRAMS





X, XXX = Specific Device Code

M = Date Code


A = Assembly Location

/ = Year

V = Work Week

= Pb-Free Package

PIN CONNECTIONS



ORDERING INFORMATION

(Top View)

See detailed ordering and shipping information in the package dimensions section on page 16 of this data sheet.




Figure 2. Simplified Schematic Block Diagram

Table 1. PIN FUNCTION DESCRIPTION

Pin No. XDFN6	Pin No. TSOP-5	Pin Name	Description
1	5	OUT	Regulated output voltage pin. A small 1 μF ceramic capacitor is needed from this pin to ground to assure stability.
2	4	N/C	Not connected.
3	2	GND	Power supply ground. Connected to the die through the lead frame. Soldered to the copper plane allows for effective heat dissipation.
4	3	EN	Enable pin. Driving EN over 0.9 V turns on the regulator. Driving EN below 0.4 V puts the regulator into shutdown mode.
5		N/C	Not connected. This pin can be tied to ground to improve thermal dissipation.
6	1	IN	Input pin. A small capacitor is needed from this pin to ground to assure stability.

Table 2. ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Input Voltage (Note 1)	V _{IN}	-0.3 V to 6 V	V
Output Voltage	V _{OUT}	-0.3 V to V _{IN} + 0.3 V	V
Enable Input	V _{EN}	-0.3 V to V _{IN} + 0.3 V	V
Output Short Circuit Duration	t _{SC}	Indefinite	S
Maximum Junction Temperature	$T_{J(MAX)}$	150	°C
Storage Temperature	T _{STG}	-55 to 150	°C
ESD Capability, Human Body Model (Note 2)	ESD _{HBM}	2000	V
ESD Capability, Machine Model (Note 2)	ESD _{MM}	200	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Refer to ELECTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area.

- 2. This device series incorporates ESD protection and is tested by the following methods: ESD Human Body Model tested per AEC-Q100-002 (EIA/JESD22-A114) ESD Machine Model tested per AEC-Q100-003 (EIA/JESD22-A115)

 - Latchup Current Maximum Rating tested per JEDEC standard: JESD78.

Table 3. THERMAL CHARACTERISTICS (Note 3)

Rating	Symbol	Value	Unit
Thermal Characteristics, TSOP-5, Thermal Resistance, Junction-to-Air Thermal Characterization Parameter, Junction-to-Lead (Pin 2)	^Ө ЈА ΨJL	241 129	°C/W
Thermal Characteristics, XDFN6 1.5 x 1.5 mm Thermal Resistance, Junction-to-Air Thermal Characterization Parameter, Junction-to-Board	θJA ΨJB	146 77	°C/W

^{3.} Single component mounted on 1 oz, FR4 PCB with 645 mm² Cu area.

Table 4. ELECTRICAL CHARACTERISTICS


 $-40^{\circ}\text{C} \le T_J \le 125^{\circ}\text{C}$; $V_{\text{IN}} = V_{\text{OUT}(\text{NOM})} + 0.5 \text{ V}$ or 2.0 V, whichever is greater; $V_{\text{EN}} = 0.9 \text{ V}$, $I_{\text{OUT}} = 10 \text{ mA}$, $C_{\text{IN}} = C_{\text{OUT}} = 1 \text{ }\mu\text{F}$ unless otherwise noted. Typical values are at $T_J = +25^{\circ}\text{C}$. (Note 4)

Parameter	Test Condit	tions	Symbol	Min	Тур	Max	Unit
Operating Input Voltage			V _{IN}	2.0		5.5	V
Undervoltage Lock-out	V _{IN} rising	V _{IN} rising		1.2	1.6	1.9	V
Output Voltage Accuracy	$V_{OUT} + 0.5 \text{ V} \le V_{IN} \le 5.5 \text{ V},$	I _{OUT} = 0 – 300 mA	V _{OUT}	-2		+2	%
Line Regulation	$V_{OUT} + 0.5 \text{ V} \le V_{IN} \le 4.5 \text{ V},$	I _{OUT} = 10 mA	Reg _{LINE}		450		μV/V
	$V_{OUT} + 0.5 \text{ V} \le V_{IN} \le 5.5 \text{ V},$	I _{OUT} = 10 mA	Reg _{LINE}		600		μV/V
Load Regulation	I _{OUT} = 0 mA to 300 mA		Reg _{LOAD}		20		μV/mA
Load Transient	I_{OUT} = 1 mA to 300 mA or 3 1 μ s, C_{OUT} = 1 μ F	300 mA to 1 mA in	Tran _{LOAD}		-100/ +150		mV
Dropout Voltage (Note 5)	I _{OUT} = 300 mA, V _{OUT(nom)} =	= 2.5 V	V_{DO}		180	300	mV
Output Current Limit	V _{OUT} = 90% V _{OUT(nom)}		I _{CL}	310	450	750	mA
Quiescent Current	I _{OUT} = 0 mA	I _{OUT} = 0 mA			12	20	μΑ
Ground Current	I _{OUT} = 300 mA	I _{OUT} = 300 mA			200		μΑ
Shutdown Current	$V_{EN} \le 0.4 \text{ V}, T_J = +25^{\circ}\text{C}$		I _{DIS}		0.12		μΑ
	$V_{EN} \le 0 \text{ V}, V_{IN} = 2.0 \text{ to } 4.5 \text{ V}, T_J = -40 \text{ to } +85^{\circ}\text{C}$		I _{DIS}		0.55	2	μΑ
EN Pin Threshold Voltage High Threshold Low Threshold	V _{EN} Voltage increasing V _{EN} Voltage decreasing		V _{EN_HI} V _{EN_LO}	0.9		0.4	V
EN Pin Input Current	V _{EN} = 5.5 V		I _{EN}		100	500	nA
Turn-On Time	C_{OUT} = 1.0 μ F, from assertion $V_{OUT(nom)}$	on EN pin to 98%	t _{ON}		200		μs
Power Supply Rejection Ratio	V _{IN} = 3 V, V _{OUT} = 2.5 V I _{OUT} = 300 mA	f = 100 Hz f = 1 kHz f = 10 kHz	PSRR		70 68 53		dB
Output Noise Voltage	V _{OUT} = 2.5 V, V _{IN} = 3 V, I _{OUT} = 300 mA f = 100 Hz to 100 kHz		V _N		13		μV_{rms}
Thermal Shutdown Temperature	Temperature increasing from	n T _J = +25°C	T _{SD}		160		°C
Thermal Shutdown Hysteresis	Temperature falling from T _S	D	T _{SDH}	-	20	-	°C

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.


^{4.} Performance guaranteed over the indicated operating temperature range by design and/or characterization. Production tested at T_J = T_A = 25°C. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible.

^{5.} Characterized when V_{OUT} falls 100 mV below the regulated voltage at $V_{IN} = V_{OUT(NOM)} + 0.5 \text{ V}$.




	RMS Output Noise (μV)			
lout	10 Hz – 100 kHz	100 Hz – 100 kHz		
1 mA	18.45	17.77		
10 mA	17.18	16.43		
300 mA	14.14	13.11		

Figure 3. Output Voltage Noise Spectral Density for V_{OUT} = 0.8 V, C_{OUT} = 1 μF



RMS Output Noise (μV)			
10 Hz – 100 kHz	100 Hz – 100 kHz		
14.07	13.14		
16.59	15.83		
15.46	14.53		
	10 Hz – 100 kHz 14.07 16.59		


Figure 4. Output Voltage Noise Spectral Density for V_{OUT} = 0.8 V, C_{OUT} = 4.7 μF



	RMS Output Noise (μV)			
I _{OUT}	10 Hz – 100 kHz	100 Hz – 100 kHz		
1 mA	20.29	17.06		
10 mA	19.76	16.11		
300 mA	18.74	15.46		

Figure 5. Output Voltage Noise Spectral Density for V_{OUT} = 3.3 V, C_{OUT} = 1 μF


TYPICAL CHARACTERISTICS



	RMS Output Noise (μV)			
lout	10 Hz – 100 kHz	100 Hz – 100 kHz		
1 mA	17.64	13.52		
10 mA	19.54	15.96		
300 mA	21.50	18.71		

Figure 6. Output Voltage Noise Spectral Density for V_{OUT} = 3.3 V, C_{OUT} = 4.7 μF

160



140 IGND, GROUND CURRENT (µA) $V_{OUT} = 3.3 V$ $V_{OUT} = 2.5 V$ 120 100 $V_{OUT} = 0.8 V$ 80 $V_{IN} = V_{OUT} + 0.5 V$ 60 $C_{IN} = 1 \mu F$ 40 $C_{OUT} = 1 \mu F$ MLCC, X7R, 20 1206 size 0 0.75 0.25 0.50 1.25 1.50 1.75 2.00 0 1.00 I_{OUT}, OUTPUT CURRENT (mA)

Figure 7. Ground Current vs. Output Current

270 $T_J = 125^{\circ}C$ T_J = 25°C 240 I_{GND}, GROUND CURRENT (µA) 210 $T_J = -40^{\circ}C$ 180 150 120 $V_{IN} = V_{OUT} + 0.5 V$ 90 $C_{IN} = 1 \mu F$ $C_{OUT} = 1 \mu F$ MLCC, X7R, 60 30 1206 size 120 150 180 210 240 270 300 0 30 I_{OUT}, OUTPUT CURRENT (mA)

Figure 9. Ground Current vs. Output Current at Temperatures

Figure 8. Ground Current vs. Output Current from 0 mA to 2 mA




Figure 10. Ground Current vs. Output Current 0 mA to 2 mA at Temperatures




Figure 11. Quiescent Current vs. Temperature

Figure 12. Quiescent Current vs. Input Voltage




Figure 13. Output Voltage vs. Input Voltage

Figure 14. Output Voltage vs. Temperature – 0.8 V




Figure 15. Output Voltage vs. Temperature – 2.5 V

Figure 16. Output Voltage vs. Temperature – 3.3 V

TYPICAL CHARACTERISTICS

REGLOAD (mV)




Figure 17. Line Regulation vs. Temperature – 1.8 V




Figure 18. Line Regulation vs. Temperature – 2.8 V




Figure 19. Line Regulation vs. Temperature – 3.3 V




Figure 20. Load Regulation vs. Temperature – 1.8 V




Figure 21. Load Regulation vs. Temperature – 2.8 V






Figure 22. Load Regulation vs. Temperature – 3.3 V



250 V_{OUT} = 2.5 V (m) 225 $I_{OUT} = 300 \text{ mA}$ $C_{IN} = 1 \mu F$ 200 V_{DROP} DROPOUT VOLTAGE $C_{OUT} = 1 \mu F$ 175 $I_{OUT} = 200 \text{ mA}$ 150 125 100 $I_{OUT} = 100 \text{ mA}$ 75 50 25 0 -40 -20 20 40 60 100 120 140 T_J, JUNCTION TEMPERATURE (°C)

Figure 23. Dropout vs. Output Current - 2.5 V

Figure 24. Dropout vs. Temperature - 2.5 V







Figure 25. Enable Threshold - High

Figure 26. Enable Threshold - Low






Figure 27. Output Current Limit

Figure 28. Short Circuit Limit




Figure 29. Power Supply Rejection Ratio, V_{OUT} = 1.8 V




Figure 30. Power Supply Rejection Ratio, $V_{OUT} = 2.5 \text{ V}$




Figure 31. Power Supply Rejection Ratio, $V_{OUT} = 3.3 \text{ V}$




Figure 32. Power Supply Rejection Ratio, $V_{OUT} = 3.3 \text{ V}, I_{OUT} = 10 \text{ mA}$




Figure 33. Power Supply Rejection Ratio, V_{OUT} = 3.3 V, I_{OUT} = 300 mA




Figure 34. Output Capacitor ESR vs. Output
Current




Figure 35. Enable Turn-on Response – C_{OUT} = 1 μF




Figure 36. Enable Turn-on Response – $C_{OUT} = 4.7 \mu F$




Figure 37. Enable Turn-on Response – C_{OUT} = 10 μF




Figure 38. Enable Turn-off Response




Figure 39. Line Transient Response – Rising Edge, V_{OUT} = 3.3 V




Figure 40. Line Transient Response – Falling Edge, V_{OUT} = 3.3 V




Figure 41. Load Transient Response – Rising Edge, V_{OUT} = 0.8 V, I_{OUT} = 1 mA to 300 mA, C_{OUT} = 1 μ F, 4.7 μ F




Figure 42. Load Transient Response – Falling Edge, V_{OUT} = 0.8 V, I_{OUT} = 1 mA to 300 mA, C_{OUT} = 1 μ F, 4.7 μ F




Figure 43. Load Transient Response – Rising Edge, V_{OUT} = 0.8 V, I_{OUT} = 1 mA to 300 mA, t_{RISE} = 1 μ s, 10 μ s




Figure 44. Load Transient Response – Rising Edge, V_{OUT} = 3.3 V, I_{OUT} = 1 mA to 300 mA, C_{OUT} = 1 μ F, 4.7 μ F




Figure 45. Load Transient Response – Falling Edge, V_{OUT} = 3.3 V, I_{OUT} = 1 mA to 300 mA, C_{OUT} = 1 μ F, 4.7 μ F




Figure 46. Load Transient Response – Rising Edge, V_{OUT} = 3.3 V, I_{OUT} = 1 mA to 300 mA, t_{RISE} = 1 μ s, 10 μ s




Figure 47. Turn-on/off – Slow Rising V_{IN}




Figure 48. Short Circuit and Thermal Shutdown

APPLICATIONS INFORMATION

General

The NCP703 is a high performance 300 mA Low Dropout Linear Regulator. This device delivers excellent noise and dynamic performance. Thanks to its adaptive ground current feature the device consumes only 12 µA of quiescent current at no-load condition. The regulator features ultra-low noise of 13 µVRMS, PSRR of 68 dB at 1 kHz and very good load/line transient performance. Such excellent dynamic parameters and small package size make the device an ideal choice for powering the precision analog and noise sensitive circuitry in portable applications. The LDO achieves this ultra low noise level output without the need for a noise bypass capacitor. A logic EN input provides ON/OFF control of the output voltage. When the EN is low the device consumes as low as typ. 120 nA from the IN pin. The device is fully protected in case of output overload, output short circuit condition and overheating, assuring a very robust design.

Input Capacitor Selection (CIN)

It is recommended to connect a minimum of 1 μF Ceramic X5R or X7R capacitor close to the IN pin of the device. This capacitor will provide a low impedance path for unwanted AC signals or noise modulated onto constant input voltage. There is no requirement for the min. /max. ESR of the input capacitor but it is recommended to use ceramic capacitors for their low ESR and ESL. A good input capacitor will limit the influence of input trace inductance and source resistance during sudden load current changes. Larger input capacitor may be necessary if fast and large load transients are encountered in the application.

Output Decoupling (COUT)

The NCP703 requires an output capacitor connected as close as possible to the output pin of the regulator. The recommended capacitor value is 1 μF and X7R or X5R dielectric due to its low capacitance variations over the specified temperature range. The NCP703 is designed to remain stable with minimum effective capacitance of 0.1 μF to account for changes with temperature, DC bias and package size. Especially for small package size capacitors such as 0402 the effective capacitance drops rapidly with the applied DC bias. Refer to the Figure 49, for the capacitance vs. package size and DC bias voltage dependence.




Figure 49. Capacitance Change vs. DC Bias

There is no requirement for the minimum value of Equivalent Series Resistance (ESR) for the C_{OUT} but the maximum value of ESR should be less than $900~\text{m}\Omega$ Larger output capacitors and lower ESR could improve the load transient response or high frequency PSRR as shown in typical characteristics. It is not recommended to use tantalum capacitors on the output due to their large ESR. The equivalent series resistance of tantalum capacitors is also strongly dependent on the temperature, increasing at low temperature. The tantalum capacitors are generally more costly than ceramic capacitors.

No-load Operation

The regulator remains stable and regulates the output voltage properly within the ±2% tolerance limits even with no external load applied to the output.

Enable Operation

The EN pin is used to enable/disable the LDO and to deactivate/activate the active discharge function.

If the EN pin voltage is <0.4 V the device is guaranteed to be disabled. The pass transistor is turned—off so that there is virtually no current flow between the IN and OUT. The active discharge transistor is active so that the output voltage V_{OUT} is pulled to GND through a 320 Ω resistor. In the disable state the device consumes as low as typ. 120 nA from the V_{IN} .

If the EN pin voltage >0.9 V the device is guaranteed to be enabled. The NCP703 regulates the output voltage and the active discharge transistor is turned-off.

APPLICATIONS INFORMATION

The EN pin has internal pull-down current source with typ. value of 110 nA which assures that the device is turned-off when the EN pin is not connected. Build in 2 mV hysteresis into the EN prevents from periodic on/off oscillations that can occur due to noise.

In the case where the EN function isn't required the EN should be tied directly to IN.

Undervoltage Lockout

The internal UVLO circuitry assures that the device becomes disabled when the V_{IN} falls below typ. 1.5 V. When the V_{IN} voltage ramps—up the NCP703 becomes enabled, if V_{IN} rises above typ. 1.6 V. The 100 mV hysteresis prevents from on/off oscillations that can occur due to noise on V_{IN} line.

Output Current Limit

Output Current is internally limited within the IC to a typical 490 mA. The NCP703 will source this amount of current if the output voltage drops down to 90% of the nominal V_{OUT} . When the Output Voltage is directly shorted to ground ($V_{OUT}=0$ V), the short circuit protection will limit the output current to 520 mA (typ). The current limit and short circuit protection will work properly up to $V_{IN}=5.5$ V at $T_A=25^{\circ}$ C. There is no limitation for the short circuit duration.

Internal Soft-Start circuit

NCP703 contains an internal soft-start circuitry to protect against large inrush currents which could otherwise flow during the start-up of the regulator. Soft-start feature protects against power bus disturbances and assures a controlled and monotonic rise of the output voltage.

Thermal Shutdown

When the die temperature exceeds the Thermal Shutdown threshold ($T_{\rm SD}$ – 160°C typical), Thermal Shutdown event is detected and the device is disabled. The IC will remain in this state until the die temperature decreases below the Thermal Shutdown Reset threshold ($T_{\rm SDU}$ – 140°C typical). Once the IC temperature falls below the 140°C the LDO is enabled again. The thermal shutdown feature provides the protection from a catastrophic device failure due to accidental overheating. This protection is not intended to be used as a substitute for proper heat sinking. For reliable operation junction temperature should be limited to +125°C maximum.

Power Dissipation

As power dissipated in the NCP703 increases, it might become necessary to provide some thermal relief. The maximum power dissipation supported by the device is dependent upon board design and layout. Mounting pad configuration on the PCB, the board material, and the ambient temperature affect the rate of junction temperature rise for the part.

The maximum power dissipation the NCP703 can handle is given by:

$$P_{D(MAX)} = \frac{\left[+ 125^{\circ}C - T_{A} \right]}{\theta_{JA}}$$
 (eq. 1)

The power dissipated by the NCP703 for given application conditions can be calculated from the following equations:

$$P_{D} \approx V_{IN} (I_{GND}@I_{OUT}) + I_{OUT} (V_{IN} - V_{OUT})$$
 (eq. 2)




Figure 50. θ_{JA} and $P_{D(MAX)}$ vs. Copper Area (TSOP-5)

APPLICATIONS INFORMATION




Figure 51. θ_{JA} vs. Copper Area (XDFN6)

Reverse Current

The PMOS pass transistor has an inherent body diode which will be forward biased in the case that $V_{OUT} > V_{IN}$. Due to this fact in cases, where the extended reverse current condition can be anticipated the device may require additional external protection.

Load Regulation

The NCP703 features very good load regulation of typically 6 mV in 0 mA to 300 mA range. In order to achieve this very good load regulation a special attention to PCB design is necessary. The trace resistance from the OUT pin to the point of load can easily approach 100 m Ω which will cause 30 mV voltage drop at full load current, deteriorating the excellent load regulation.

Line Regulation

The IC features very good line regulation of 0.6 mV/V measured from V_{IN} = V_{OUT} + 0.5 V to 5.5 V. For battery operated applications it may be important that the line regulation from V_{IN} = V_{OUT} + 0.5 V up to 4.5 V is only 0.45 mV/V.

Power Supply Rejection Ratio

The NCP703 features very good Power Supply Rejection ratio. If desired the PSRR at higher frequencies in the range $100~\rm kHz-10~MHz$ can be tuned by the selection of C_{OUT} capacitor and proper PCB layout.

Output Noise

The IC is designed for ultra-low noise output voltage without external noise filter capacitor (C_{nr}). Figures 3 – 6 shows NCP703 noise performance. Generally the noise performance in the indicated frequency range improves with increasing output current.

Although even at $I_{OUT} = 1$ mA the noise levels are below 20 μV_{RMS} .

Turn-On Time

The turn-on time is defined as the time period from EN assertion to the point in which V_{OUT} will reach 98% of its nominal value. This time is dependent on various application conditions such as $V_{OUT(NOM)}$, C_{OUT} , T_A .

PCB Layout Recommendations

To obtain good transient performance and good regulation characteristics place $C_{\rm IN}$ and $C_{\rm OUT}$ capacitors close to the device pins and make the PCB traces wide. In order to minimize the solution size, use 0402 capacitors. Larger copper area connected to the pins will also improve the device thermal resistance. The actual power dissipation can be calculated from Equation 2.

ORDERING INFORMATION

Device	Voltage Option	Marking	Package	Shipping [†]	
NCP703MX18TCG (Note 6)	1.8 V	J			
NCP703MX28TCG (Note 6)	2.8 V	K	VDENO	3000 or 5000 / Tape & Reel	
NCP703MX30TCG	3.0 V	L	XDFN6	(Note 6)	
NCP703MX33TCG	3.3 V	Р			
NCP703SN18T1G	1.8 V	AEC			
NCP703SN19T1G	1.9 V	AEG			
NCP703SN28T1G	2.8 V	AED	TSOP5	0000 / Tara 9 Basi	
NCP703SN30T1G	3.0 V	AEE	15025	3000 / Tape & Reel	
NCP703SN33T1G	3.3 V	AEF			
NCP703SN35T1G	3.5 V	AEH			

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

6. Product processed after October 1, 2022 are shipped with quantity 5000 units / tape & reel.




TSOP-5 3.00x1.50x0.95, 0.95P **CASE 483**

ISSUE P


DATE 01 APR 2024

NOTES:

- DIMENSIONING AND TOLERANCING CONFORM TO ASME 1. Y14.5-2018.
- 2.
- ALL DIMENSION ARE IN MILLIMETERS (ANGLES IN DEGREES). MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. 3. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.
- DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OF GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE. DIMENSION D.
- OPTIONAL CONSTRUCTION: AN ADDITIONAL TRIMMED LEAD IS ALLOWED IN THIS LOCATION. TRIMMED LEAD NOT TO EXTEND MORE THAN 0.2 FROM BODY.




DIM	М	ILLIMETER	RS
I WIN	MIN.	NOM.	MAX.
Α	0.900	1.000	1.100
A1	0.010	0.055	0.100
A2	0	.950 REF	₹.
b	0.250	0.375	0.500
С	0.100	0.180	0.260
D	2.850	3.000	3.150
E	2.500	2.750	3.000
E1	1.350	1.500	1.650
е	0.950 BSC		
L	0.200	0.400	0.600
Θ	0.	5°	10°




RECOMMENDED MOUNTING FOOTPRINT*

FOR ADDITIONAL INFORMATION ON OUR Pb-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

NOTE 5 В Ė1 PIN 1 **IDENTIFIER** ΙAŀ TOP VIEW





GENERIC MARKING DIAGRAM*





Discrete/Logic

= Date Code

XXX = Specific Device Code

= Pb-Free Package

XXX = Specific Device Code

= Assembly Location

= Year W = Work Week

= Pb-Free Package

(Note: Microdot may be in either location)

М

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:

98ARB18753C

Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

DESCRIPTION:

TSOP-5 3.00x1.50x0.95, 0.95P

PAGE 1 OF 1

onsemi and ONSEMi, are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.





PIN ONE REFERENCE

0.10 C

0.10 C


 \triangle

XDFN6 1.5x1.5, 0.5P CASE 711AE **ISSUE B**


DATE 27 AUG 2015



DETAIL A ALTERNATE TERMINAL CONSTRUCTIONS



DETAIL B ALTERNATE CONSTRUCTIONS




TOP VIEW

D

В

Ε



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 2. CONTROLLING DIMENSION: MILLIMETERS.
- DIMENSION & APPLIES TO PLATED
 TERMINAL AND IS MEASURED BETWEEN 0.10 AND 0.20mm FROM TERMINAL TIP.

	MILLIMETERS			
DIM	MIN MAX			
Α	0.35	0.45		
A1	0.00	0.05		
A3	0.13	REF		
b	0.20	0.30		
D	1.50 BSC			
E) BSC		
е	0.50) BSC		
Ĺ	0.40	0.60		
L1		0.15		
12	0.50 0.70			

GENERIC MARKING DIAGRAM*



XXX = Specific Device Code


M = Date Code

= Pb-Free Package

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " •", may or may not be present.

RECOMMENDED MOUNTING FOOTPRINT*



DIMENSIONS: MILLIMETERS

*For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON56376E	Electronic versions are uncontrolled except when accessed directly from the Document Reposit Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	XDFN6, 1.5 X 1.5, 0.5 P		PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves brisefin and of 160 m are trademarked so defined values of services and of the confined values and of the values of the confined values and of the values of the confined values and of the values of the v special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales