80 mA Ultra-Low Iq, Wide Input Voltage Low Dropout Regulator


The NCP716 is 80 mA LDO Linear Voltage Regulator. It is a very stable and accurate device with ultra–low ground current consumption (4.7 μ A over the full output load range) and a wide input voltage range (up to 24 V). The regulator incorporates several protection features such as Thermal Shutdown and Current Limiting.

Features

- Operating Input Voltage Range: 2.5 V to 24 V
- Fixed Voltage Options Available: 1.2 V to 5.0 V
- Ultra Low Quiescent Current: Max. 4.7 μA over Temperature
- ±2% Accuracy over Full Load, Line and Temperature Variations
- PSRR: 60 dB at 100 kHz
- Noise: 200 μV_{RMS} from 200 Hz to 100 kHz
- Thermal Shutdown and Current Limit Protection
- Available in WDFN6, 2x2x0.8 mm Package
- This is a Pb-Free Device

Typical Applicaitons

- Portable Equipment
- Communication Systems



ON

ON Semiconductor®

www.onsemi.com

MARKING DIAGRAMS



WDFN6 CASE 511BR



XX = Specific Device Code M = Date Code

PIN CONNECTIONS



WDFN6 2x2 mm (Top View)

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 17 of this data sheet.




Figure 2. Simplified Block Diagram

Table 1. PIN FUNCTION DESCRIPTION

| Pin No. wDFN6, 2 x 2 | Pin Name | Description |
|-------------------------|-------------|---|
| 6 | OUT | Regulated output voltage pin. A small 0.47 μF ceramic capacitor is needed from this pin to ground to assure stability. |
| 2 | NC/GND* | No connection at NCP716MT devices. This pin can be tied to ground to improve thermal dissipation or left disconnected. *Power supply ground at NCP716MTG devices. |
| 3, EXP | GND | Power supply ground. Exposed pad EXP must be tied with GND pin 3. |
| 4 | N/C | No connection. This pin can be tied to ground to improve thermal dissipation or left disconnected. |
| 5 | N/C | No connection. This pin can be tied to ground to improve thermal dissipation or left disconnected. |
| 1 | IN | Input pin. A small capacitor is needed from this pin to ground to assure stability. |

Table 2. ABSOLUTE MAXIMUM RATINGS

| Rating | Symbol | Value | Unit |
|---|--------------------|------------|------|
| Input Voltage (Note 1) | V _{IN} | -0.3 to 24 | V |
| Output Voltage | V _{OUT} | -0.3 to 6 | V |
| Output Short Circuit Duration | t _{SC} | Indefinite | S |
| Maximum Junction Temperature | $T_{J(MAX)}$ | 150 | °C |
| Operating Ambient Temperature Range | T _A | -40 to 125 | °C |
| Storage Temperature Range | T _{STG} | -55 to 150 | °C |
| ESD Capability, Human Body Model (Note 2) | ESD _{HBM} | 2000 | V |
| ESD Capability, Machine Model (Note 2) | ESD _{MM} | 200 | V |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Refer to ELECTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area.

2. This device series incorporates ESD protection and is tested by the following methods:

ESD Human Body Model tested PIA/JESD22-A114

- - ESD Machine Model tested per EIA/JESD22-A115
 - ESD Charged Device Model tested per EIA/JESD22-C101E
 - Latch up Current Maximum Rating tested per JEDEC standard: JESD78.

Table 3. THERMAL CHARACTERISTICS

| Rating | Symbol | Value | Unit |
|---|----------------|-------|------|
| Thermal Characteristics, WDFN6, 2 mm x 2 mm Thermal Resistance, Junction–to–Air | $R_{	heta JA}$ | 120 | °C/W |

Table 4. ELECTRICAL CHARACTERISTICS Voltage version 1.2 V

 $-40^{\circ}C \leq T_{J} \leq 125^{\circ}C; \ V_{IN} = 3.0 \ V; \ I_{OUT} = 1 \ mA, \ C_{IN} = C_{OUT} = 1.0 \ \mu F, \ unless \ otherwise \ noted. \ Typical \ values \ are \ at \ T_{J} = +25^{\circ}C. \ (Note \ 5)$

| Parameter | Test Conditions | | Symbol | Min | Тур | Max | Unit |
|---------------------------------------|---|-----------------------|---------------------|-------|-----|-------|---------------|
| Operating Input Voltage | I _{OUT} ≤ 10 mA | | V _{IN} | 2.5 | | 24 | V |
| | 10 mA < I _{OUT} < 80 mA | | | 3.0 | | 24 | |
| Output Voltage Accuracy | 3.0 V < V _{IN} < 24 V, 0 < I _{OU} | _{JT} < 80 mA | V _{OUT} | 1.164 | 1.2 | 1.236 | V |
| Turn-On Time | I _{OUT} = 1 mA | | t _{ON} | - | 700 | - | μS |
| Undervoltage Lock-Out | V _{IN} rising | | UVLO | - | 2.1 | - | V |
| Line Regulation | 3.0 V ≤ V _{IN} ≤ 24 V, I _{OUT} | -= 1 mA | Reg _{LINE} | | 30 | | mV |
| Load Regulation | I _{OUT} = 0 mA to 80 mA | | Reg _{LOAD} | | 20 | | mV |
| Dropout voltage (Note 3) | | | V_{DO} | | | - | mV |
| Maximum Output Current | (Note 6) | | l _{OUT} | 110 | | | mA |
| Ground current | 0 < I _{OUT} < 80 mA, -40 < | T _A < 85°C | I _{GND} | | 3.2 | 4.2 | μΑ |
| | 0 < I _{OUT} < 80 mA, V _{IN} | = 24 V | | | | 5.8 | μΑ |
| Power Supply Rejection Ratio | $\begin{split} &V_{IN}=3.0 \text{ V, } V_{OUT}=1.2 \text{ V} \\ &V_{PP}=200 \text{ mV modulation} \\ &I_{OUT}=1 \text{ mA, } C_{OUT}=10 \mu\text{F} \end{split}$ | f = 100 kHz | PSRR | | 63 | | dB |
| Output Noise Voltage | V _{OUT} = 1.2 V, I _{OUT} = 80 mA f = 200 Hz to 100 kHz | | V _N | | 105 | | μV_{rms} |
| Thermal Shutdown Temperature (Note 4) | Temperature increasing from T _J = +25°C | | T _{SD} | | 155 | | °C |
| Thermal Shutdown Hysteresis (Note 4) | Temperature falling fro | om T _{SD} | T _{SDH} | - | 25 | _ | °C |

Not Characterized at V_{IN} = 3.0 V, V_{OUT} = 1.2 V, I_{OUT} = 80 mA
 Guaranteed by design and characterization.
 Performance guaranteed over the indicated operating temperature range by design and/or characterization production tested at T_J = T_A = 25°C. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible.

^{6.} Respect SOA

Table 5. ELECTRICAL CHARACTERISTICS Voltage version 1.5 V

 $-40^{\circ}C \leq T_{J} \leq 125^{\circ}C; \ V_{IN} = 3.0 \ V; \ I_{OUT} = 1 \ mA, \ C_{IN} = C_{OUT} = 1.0 \ \mu F, \ unless \ otherwise \ noted. \ Typical \ values \ are \ at \ T_{J} = +25^{\circ}C. \ (Note \ 9)$

| Parameter | Test Conditions | Symbol | Min | Тур | Max | Unit |
|---------------------------------------|--|---------------------|-------|-----|-------|---------------|
| Operating Input Voltage | I _{OUT} ≤ 10 mA | V _{IN} | 2.5 | | 24 | V |
| | 10 mA < I _{OUT} < 80 mA | | 3.0 | | 24 | |
| Output Voltage Accuracy | 3.0 V < V _{IN} < 24 V, 0 < I _{OUT} < 80 mA | V _{OUT} | 1.455 | 1.5 | 1.545 | V |
| Turn-On Time | I _{OUT} = 1 mA | t _{ON} | - | 700 | - | μS |
| Undervoltage Lock-Out | V _{IN} rising | UVLO | - | 2.1 | - | V |
| Line Regulation | $3.0 \text{ V} \le \text{V}_{\text{IN}} \le 24 \text{ V}, \text{I}_{\text{OUT}} = 1 \text{ mA}$ | Reg _{LINE} | | 20 | | mV |
| Load Regulation | I _{OUT} = 0 mA to 80 mA | Reg _{LOAD} | | 20 | | mV |
| Dropout voltage (Note 7) | | | | | | |
| Maximum Output Current | (Note 10) | l _{OUT} | 110 | | | mA |
| Ground current | 0 < I _{OUT} < 80 mA, -40 < T _A < 85°C | I _{GND} | | 3.2 | 4.2 | μΑ |
| | 0 < I _{OUT} < 80 mA, V _{IN} = 24 V | | | | 5.8 | μΑ |
| Power Supply Rejection Ratio | $\begin{aligned} &V_{IN}=3.0 \text{ V, } V_{OUT}=1.5 \text{ V} \\ &V_{PP}=200 \text{ mV modulation} \\ &I_{OUT}=1 \text{ mA, } C_{OUT}=10 \mu F \end{aligned} \qquad f=100 \text{ kH.}$ | z PSRR | | 60 | | dB |
| Output Noise Voltage | V _{OUT} = 1.5 V, I _{OUT} = 80 mA f = 200 Hz to 100 kHz | V _N | | 120 | | μV_{rms} |
| Thermal Shutdown Temperature (Note 8) | Temperature increasing from T _J = +25°C | ; T _{SD} | | 155 | | °C |
| Thermal Shutdown Hysteresis (Note 8) | Temperature falling from T _{SD} | T _{SDH} | - | 25 | - | °C |

Not Characterized at V_{IN} = 3.0 V, V_{OUT} = 1.5 V, I_{OUT} = 80 mA
 Guaranteed by design and characterization.
 Performance guaranteed over the indicated operating temperature range by design and/or characterization production tested at T_J = T_A = 25°C. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible.

^{10.} Respect SOA

Table 6. ELECTRICAL CHARACTERISTICS Voltage version 1.8 V

 $-40^{\circ}C \leq T_{J} \leq 125^{\circ}C; \ V_{IN} = 3.0 \ V; \ I_{OUT} = 1 \ mA, \ C_{IN} = C_{OUT} = 1.0 \ \mu F, \ unless \ otherwise \ noted. \ Typical \ values \ are \ at \ T_{J} = +25^{\circ}C. \ (Note \ 13)$

| Parameter | Test Conditions | Symbol | Min | Тур | Max | Unit |
|--|---|---------------------|-------|-----|-------|---------------|
| Operating Input Voltage | I _{OUT} ≤ 10 mA | V _{IN} | 2.8 | | 24 | V |
| | 10 mA < I _{OUT} < 80 mA | | 3.0 | | 24 | |
| Output Voltage Accuracy | 3.0 V < V _{IN} < 24 V, 0 < I _{OUT} < 80 mA | V _{OUT} | 1.746 | 1.8 | 1.854 | V |
| Turn-On Time | I _{OUT} = 1 mA | t _{ON} | - | 700 | - | μS |
| Undervoltage Lock-Out | V _{IN} rising | UVLO | - | 2.1 | - | V |
| Line Regulation | $3.0 \text{ V} \le V_{IN} \le 24 \text{ V}, I_{OUT} = 1 \text{ mA}$ | Reg _{LINE} | | 15 | | mV |
| Load Regulation | I _{OUT} = 0 mA to 80 mA | Reg _{LOAD} | | 15 | | mV |
| Dropout voltage (Note 11) | | | | | | |
| Maximum Output Current | (Note 14) | l _{OUT} | 110 | | | mA |
| Ground current | 0 < I _{OUT} < 80 mA, -40 < T _A < 85°C | I _{GND} | | 3.2 | 4.2 | μΑ |
| | 0 < I _{OUT} < 80 mA, V _{IN} = 24 V | | | | 5.8 | μΑ |
| Power Supply Rejection Ratio | $\begin{aligned} &V_{IN} = 3.0 \text{ V}, V_{OUT} = 1.8 \text{ V} \\ &V_{PP} = 200 \text{ mV modulation} \\ &I_{OUT} = 1 \text{ mA}, C_{OUT} = 10 \mu\text{F} \end{aligned} \qquad f = 100 \text{ kH}$ | z PSRR | | 60 | | dB |
| Output Noise Voltage | V _{OUT} = 1.8 V, I _{OUT} = 80 mA f = 200 Hz to 100 kHz | V _N | | 140 | | μV_{rms} |
| Thermal Shutdown Temperature (Note 12) | Temperature increasing from T _J = +25°C | ; T _{SD} | | 155 | | °C |
| Thermal Shutdown Hysteresis (Note 12) | Temperature falling from T _{SD} | T _{SDH} | - | 25 | - | °C |

^{11.} Not Characterized at V_{IN} = 3.0 V, V_{OUT} = 1.8 V, I_{OUT} = 80 mA
12. Guaranteed by design and characterization.
13. Performance guaranteed over the indicated operating temperature range by design and/or characterization production tested at T_J = T_A = 25°C. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible.

^{14.} Respect SOA

Table 7. ELECTRICAL CHARACTERISTICS Voltage version 2.5 V -40° C ≤ T_J ≤ 125°C; V_{IN} = 3.5 V; I_{OUT} = 1 mA, C_{IN} = C_{OUT} = 1.0 μF, unless otherwise noted. Typical values are at T_J = +25°C. (Note 17)

| Parameter | Test Conditions | | Symbol | Min | Тур | Max | Unit |
|--|---|-----------------------|---------------------|------|-----|------|---------------|
| Operating Input Voltage | 0 < I _{OUT} < 80 m/ | V _{IN} | 3.5 | | 24 | V | |
| Output Voltage Accuracy | 3.5 V < V _{IN} < 24 V, 0 < I _{OU} | _{JT} < 80 mA | V _{OUT} | 2.45 | 2.5 | 2.55 | V |
| Turn-On Time | I _{OUT} = 1 mA | | t _{ON} | _ | 700 | - | μS |
| Undervoltage Lock-Out | V _{IN} rising | | UVLO | _ | 2.1 | - | V |
| Line Regulation | V _{OUT} + 1 V ≤ V _{IN} ≤ 24 V, I | OUT = 1mA | Reg _{LINE} | | 15 | | mV |
| Load Regulation | I _{OUT} = 0 mA to 80 | Reg _{LOAD} | | 15 | | mV | |
| Dropout voltage (Note 15) | $V_{DO} = V_{IN} - (V_{OUT(NOM)} - 75 \text{ mV})$ $I_{OUT} = 80 \text{ mA}$ | | V _{DO} | | 400 | 640 | mV |
| Maximum Output Current | (Note 18) | | l _{OUT} | 110 | | | mA |
| Ground current | 0 < I _{OUT} < 80 mA, -40 < | T _A < 85°C | I_{GND} | | 3.2 | 4.2 | μΑ |
| | 0 < I _{OUT} < 80 mA, V _{IN} | = 24 V | | | | 5.8 | μΑ |
| Power Supply Rejection Ratio | $\begin{split} &V_{\text{IN}} = 3.5 \text{ V}, V_{OUT} = 2.5 \text{ V} \\ &V_{PP} = 200 \text{ mV modulation} \\ &I_{OUT} = 1 \text{ mA, } C_{OUT} = 10 \mu\text{F} \end{split}$ | f = 100 kHz | PSRR | | 60 | | dB |
| Output Noise Voltage | V _{OUT} = 2.5 V, I _{OUT} = 80 mA f = 200 Hz to 100 kHz | | V _N | | 160 | | μV_{rms} |
| Thermal Shutdown Temperature (Note 16) | Temperature increasing from T _J = +25°C | | T _{SD} | | 155 | | °C |
| Thermal Shutdown Hysteresis (Note 16) | Temperature falling fro | m T _{SD} | T _{SDH} | - | 25 | - | °C |

^{15.} Characterized when V_{OUT} falls 75 mV below the regulated voltage and only for devices with V_{OUT} = 2.5 V

^{16.} Guaranteed by design and characterization.

^{17.} Performance guaranteed over the indicated operating temperature range by design and/or characterization production tested at T_J = T_A = 25°C. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible.

^{18.} Respect SOA

Table 8. ELECTRICAL CHARACTERISTICS Voltage version 3.0 V -40° C ≤ T_J ≤ 125°C; V_{IN} = 4.0 V; I_{OUT} = 1 mA, C_{IN} = C_{OUT} = 1.0 μF, unless otherwise noted. Typical values are at T_J = +25°C. (Note 21)

| Parameter | Test Conditions | | Symbol | Min | Тур | Max | Unit |
|--|---|-----------------------|---------------------|------|-----|------|---------------|
| Operating Input Voltage | 0 < I _{OUT} < 80 m. | V _{IN} | 4.0 | | 24 | V | |
| Output Voltage Accuracy | 4.3 V < V _{IN} < 24 V, 0 < I _{OU} | T < 80 mA | V _{OUT} | 2.94 | 3.0 | 3.06 | V |
| Turn-On Time | I _{OUT} = 1 mA | | t _{ON} | _ | 700 | _ | μS |
| Undervoltage Lock-Out | V _{IN} rising | | UVLO | - | 2.1 | _ | V |
| Line Regulation | $V_{OUT} + 1 V \le V_{IN} \le 24 V, I_0$ | _{OUT} = 1 mA | Reg _{LINE} | | 4 | 10 | mV |
| Load Regulation | I _{OUT} = 0 mA to 80 | Reg _{LOAD} | | 10 | 30 | mV | |
| Dropout voltage (Note 19) | $V_{DO} = V_{IN} - (V_{OUT(NOM)})$ $I_{OUT} = 80 \text{ mA}$ | V _{DO} | | 370 | 580 | mV | |
| Maximum Output Current | (Note 22) | | lout | 110 | | | mA |
| Ground current | 0 < I _{OUT} < 80 mA, -40 < | T _A < 85°C | I _{GND} | | 3.2 | 4.2 | μΑ |
| | 0 < I _{OUT} < 80 mA, V _{IN} | = 24 V | | | | 5.8 | μΑ |
| Power Supply Rejection Ratio | $\begin{split} &V_{IN}=4.3 \text{ V}, V_{OUT}=3.3 \text{ V} \\ &V_{PP}=200 \text{ mV modulation} \\ &I_{OUT}=1 \text{ mA, } C_{OUT}=10 \mu\text{F} \end{split}$ | f = 100 kHz | PSRR | | 58 | | dB |
| Output Noise Voltage | V _{OUT} = 4.3 V, I _{OUT} = 80 mA f = 200 Hz to 100 kHz | | V _N | | 190 | | μV_{rms} |
| Thermal Shutdown Temperature (Note 20) | Temperature increasing from T _J = +25°C | | T _{SD} | | 155 | | °C |
| Thermal Shutdown Hysteresis (Note 20) | Temperature falling fro | om T _{SD} | T _{SDH} | - | 25 | - | °C |

^{19.} Characterized when V_{OUT} falls 90 mV below the regulated voltage and only for devices with $V_{OUT} = 3.0 \text{ V}$

^{20.} Guaranteed by design and characterization.

^{21.} Performance guaranteed over the indicated operating temperature range by design and/or characterization production tested at T_J = T_A = 25°C. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible.

^{22.} Respect SOA

Table 9. ELECTRICAL CHARACTERISTICS Voltage version 3.3 V -40° C ≤ T_J ≤ 125°C; V_{IN} = 4.3 V; I_{OUT} = 1 mA, C_{IN} = C_{OUT} = 1.0 μF, unless otherwise noted. Typical values are at T_J = +25°C. (Note 25)

| Parameter | Test Conditions | | Symbol | Min | Тур | Max | Unit |
|--|---|-----------------------|---------------------|-------|-----|-------|---------------|
| Operating Input Voltage | 0 < I _{OUT} < 80 m/ | V _{IN} | 4.3 | | 24 | V | |
| Output Voltage Accuracy | 4.3 V < V _{IN} < 24 V, 0 < I _{OU} | T < 80 mA | V _{OUT} | 3.234 | 3.3 | 3.366 | V |
| Turn-On Time | I _{OUT} = 1 mA | | t _{ON} | - | 700 | _ | μs |
| Undervoltage Lock-Out | V _{IN} rising | | UVLO | - | 2.1 | _ | V |
| Line Regulation | V _{OUT} + 1 V ≤ V _{IN} ≤ 24 V, I ₀ | _{DUT} = 1 mA | Reg _{LINE} | | 4 | 10 | mV |
| Load Regulation | I _{OUT} = 0 mA to 80 | Reg _{LOAD} | | 10 | 30 | mV | |
| Dropout voltage (Note 23) | $V_{DO} = V_{IN} - (V_{OUT(NOM)})$ $I_{OUT} = 80 \text{ mA}$ | V _{DO} | | 350 | 560 | mV | |
| Maximum Output Current | (Note 26) | | l _{OUT} | 110 | | | mA |
| Ground current | 0 < I _{OUT} < 80 mA, -40 < | T _A < 85°C | I _{GND} | | 3.2 | 4.2 | μΑ |
| | 0 < I _{OUT} < 80 mA, V _{IN} | = 24 V | | | | 5.8 | μΑ |
| Power Supply Rejection Ratio | $\begin{split} &V_{IN}=4.3 \text{ V}, V_{OUT}=3.3 \text{ V} \\ &V_{PP}=200 \text{ mV modulation} \\ &I_{OUT}=1 \text{ mA, } C_{OUT}=10 \mu\text{F} \end{split}$ | f = 100 kHz | PSRR | | 60 | | dB |
| Output Noise Voltage | V _{OUT} = 4.3 V, I _{OUT} = 80 mA f = 200 Hz to 100 kHz | | V _N | | 200 | | μV_{rms} |
| Thermal Shutdown Temperature (Note 24) | Temperature increasing from T _J = +25°C | | T _{SD} | | 155 | | °C |
| Thermal Shutdown Hysteresis (Note 24) | Temperature falling fro | om T _{SD} | T _{SDH} | - | 25 | - | °C |

^{23.} Characterized when V_{OUT} falls 99 mV below the regulated voltage and only for devices with V_{OUT} = 3.3 V

^{24.} Guaranteed by design and characterization.

^{25.} Performance guaranteed over the indicated operating temperature range by design and/or characterization production tested at T_J = T_A = 25°C. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible.

Table 10. ELECTRICAL CHARACTERISTICS Voltage version 5.0 V -40° C ≤ T_J ≤ 125°C; V_{IN} = 6.0 V; I_{OUT} = 1 mA, C_{IN} = C_{OUT} = 1.0 μF, unless otherwise noted. Typical values are at T_J = +25°C. (Note 29)


| Parameter | Test Conditions | | Symbol | Min | Тур | Max | Unit |
|--|--|----------------------------------|---------------------|-----|-----|-----|---------------|
| Operating Input Voltage | 0 < I _{OUT} < 80 m/ | V _{IN} | 6.0 | | 24 | V | |
| Output Voltage Accuracy | 6.0 V < V _{IN} < 24 V, 0 < I _{OU} | _{JT} < 80 mA | V _{OUT} | 4.9 | 5.0 | 5.1 | V |
| Turn-On Time | I _{OUT} = 1 mA | | t _{ON} | _ | 700 | - | μS |
| Undervoltage Lock-Out | V _{IN} rising | | UVLO | _ | 2.1 | - | V |
| Line Regulation | $V_{OUT} + 1 V \le V_{IN} \le 24 V, I_{OUT} \le 24 V$ | _{DUT} = 1 mA | Reg _{LINE} | | 4 | 10 | mV |
| Load Regulation | I _{OUT} = 0 mA to 80 | I _{OUT} = 0 mA to 80 mA | | | 10 | 30 | mV |
| Dropout voltage (Note 27) | $V_{DO} = V_{IN} - (V_{OUT(NOM)} - 150 \text{ mV})$ $I_{OUT} = 80 \text{ mA}$ | | V _{DO} | | 310 | 500 | mV |
| Maximum Output Current | (Note 30) | | I _{OUT} | 110 | | | mA |
| Ground current | 0 < I _{OUT} < 80 mA, -40 < | T _A < 85°C | I _{GND} | | 3.2 | 4.2 | μΑ |
| | 0 < I _{OUT} < 80 mA, V _{IN} | = 24 V | | | | 5.8 | μΑ |
| Power Supply Rejection Ratio | $\begin{split} &V_{IN}=6.0 \text{ V}, V_{OUT}=5.0 \text{ V} \\ &V_{PP}=200 \text{ mV modulation} \\ &I_{OUT}=1 \text{ mA, } C_{OUT}=10 \mu\text{F} \end{split}$ | f = 100 kHz | PSRR | | 54 | | dB |
| Output Noise Voltage | V _{OUT} = 5.0 V, I _{OUT} = 80 mA f = 200 Hz to 100 kHz | | V _N | | 220 | | μV_{rms} |
| Thermal Shutdown Temperature (Note 28) | Temperature increasing from T _J = +25°C | | T _{SD} | | 155 | | °C |
| Thermal Shutdown Hysteresis (Note 28) | Temperature falling fro | m T _{SD} | T _{SDH} | _ | 25 | - | °C |

 $[\]overline{27}$. Characterized when V_{OUT} falls 150 mV below the regulated voltage and only for devices with $V_{OUT} = 5.0 \text{ V}$

^{28.} Guaranteed by design and characterization.

^{29.} Performance guaranteed over the indicated operating temperature range by design and/or characterization production tested at T_J = T_A = 25°C. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible.


^{30.} Respect SOA



2.514 $I_{OUT} = 1 \text{ mA}$ 2.510 $C_{IN} = C_{OUT} = 1 \; \mu F$ $V_{IN} = 3.5 \text{ V}$ OUTPUT VOLTAGE (V) 2.506 $V_{IN} = (5 V - 24 V)$ 2.502 2.498 2.494 2.490 -20 0 20 40 60 80 100 120 -40 TEMPERATURE (°C)

Temperature

Figure 4. NCP716x25xxx Output Voltage vs. **Temperature**







Figure 5. NCP716x33xxx Output Voltage vs. **Temperature**

Figure 6. NCP716x50xxx Output Voltage vs. **Temperature**







Figure 7. NCP716x12xxx Output Voltage vs. **Output Current**

Figure 8. NCP716x25xxx Output Voltage vs. **Output Current**






Figure 15. NCP716x25xxx Ground Current vs.
Input Voltage




Figure 16. NCP716x50xxx Ground Current vs. Input Voltage




Figure 17. NCP716x33xxx Ground Current vs. Input Voltage




Figure 18. NCP716x12xxx Quiescent Current vs. Temperature




Figure 19. NCP716x25xxx Quiescent Current vs. Temperature




Figure 20. NCP716x33xxx Quiescent Current vs. Temperature




Figure 21. NVP716x50xxx Quiescent Current vs. Temperature




Figure 22. NCP716x12xxx PSRR vs. Frequency




Figure 23. NCP716x25xxx PSRR vs. Frequency




Figure 24. NCP716x33xxx PSRR vs. Frequency




Figure 25. NCP716x50xxx PSRR vs. Frequency




Figure 26. NCP716x12xxx Output Spectral Noise Density vs. Frequency




Figure 27. NCP716x25xxx Output Spectral Noise Density vs. Frequency




Figure 29. NCP716x50xxx Output Spectral Noise Density vs. Frequency




Figure 31. Load Transient Response




Figure 28. NCP716x33xxx Output Spectral Noise Density vs. Frequency




Figure 30. Load Transient Response




Figure 32. Load Transient Response




Figure 33. Load Transient Response




Figure 34. Line Transient Response




Figure 35. Line Transient Response




Figure 36. Line Transient Response




Figure 37. Line Transient Response




Figure 38. Input Voltage Turn-On Response




Figure 39. Input Voltage Turn-On Response




Figure 40. Input Voltage Turn-On Response

APPLICATIONS INFORMATION

The NCP716 is the member of new family of Wide Input Voltage Range Low Dropout Regulators which delivers Ultra Low Ground Current consumption, Good Noise and Power Supply Rejection Ratio Performance.

Input Decoupling (C_{IN})

It is recommended to connect at least $0.1\,\mu F$ Ceramic X5R or X7R capacitor between IN and GND pin of the device. This capacitor will provide a low impedance path for any unwanted AC signals or Noise superimposed onto constant Input Voltage. The good input capacitor will limit the influence of input trace inductances and source resistance during sudden load current changes.

Higher capacitance and lower ESR Capacitors will improve the overall line transient response.

Output Decoupling (COUT)

The NCP716 does not require a minimum Equivalent Series Resistance (ESR) for the output capacitor. The device is designed to be stable with standard ceramics capacitors with values of 0.47 μ F or greater up to 10 μ F. The X5R and X7R types have the lowest capacitance variations over temperature thus they are recommended.

Power Dissipation and Heat sinking

The maximum power dissipation supported by the device is dependent upon board design and layout. Mounting pad configuration on the PCB, the board material, and the ambient temperature affect the rate of junction temperature rise for the part. The maximum power dissipation the NCP716 can handle is given by:

$$P_{D(MAX)} = \frac{\left[T_{J(MAX)} - T_{A}\right]}{R_{\theta JA}}$$
 (eq. 1)

The power dissipated by the NCP716 for given application conditions can be calculated from the following equations:

$$P_D \approx V_{IN} (I_{GND}(I_{OUT})) + I_{OUT} (V_{IN} - V_{OUT})$$
 (eq. 2)

or

$$V_{IN(MAX)} \approx \frac{P_{D(MAX)} + (V_{OUT} \times I_{OUT})}{I_{OUT} + I_{GND}}$$
 (eq. 3)

For reliable operation, junction temperature should be limited to +125°C maximum.

Hints

VIN and GND printed circuit board traces should be as wide as possible. When the impedance of these traces is high, there is a chance to pick up noise or cause the regulator to malfunction. Place external components, especially the output capacitor, as close as possible to the NCP716, and make traces as short as possible.

ORDERING INFORMATION

| Device | Voltage Option | Marking | Package | Shipping [†] |
|----------------|----------------|---------|--------------------|-----------------------|
| NCP716MT12TBG | 1.2 V | 6A | | |
| NCP716MT15TG | 1.5 V | 6C | | |
| NCP716MT18TBG | 1.8 V | 6D | | |
| NCP716MT25TBG | 2.5 V | 6E | WDFN6 (Pb-Free) | 2000 / Tana & Dani |
| NCP716MT30TBG | 3.0 V | 6F | | 3000 / Tape & Reel |
| NCP716MT33TBG | 3.3 V | 6G | | |
| NCP716MT50TBG | 5.0 V | 6H | | |
| NCP716MTG50TBG | 5.0 V | GH | | |

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.





PIN 1

REFERENCE


WDFN6 2x2, 0.65P

CASE 511BR ISSUE C

DATE 01 DEC 2021


NOTES:

- 1. DIMENSION AND TOLERANCING PER ASME Y14.5, 2009.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- DIMENSION 6 APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 MM FROM THE TERMINAL TIP.
- COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.




TOP VIEW


В



ALTERNATE CONSTRUCTION

MILLIMETERS DIM MIN. NDM. 0.70 0.75 0.80 0.05 0.00 A1 АЗ 0.20 REF 0.25 0.30 0.35 b D 1.90 2.00 2.10 1.70 1.50 1.60 П2 Ε 1.90 2.00 2.10 E2 0.90 1.00 1.10 0.65 BSC 0.20 REF K 0.20 0.30 0.40 L1 0.15






ALTERNATE A-1

DETAIL A

ALTERNATE CONSTRUCTIONS



RECOMMENDED MOUNTING FOOTPRINT

For additional information on our Pb-Free strategy and soldering details, please download the DN Semiconductor Soldering and Mounting Techniques Reference Manual, SDL DERRM/D.

GENERIC MARKING DIAGRAM*



XX = Specific Device CodeM = Date Code

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

| DOCUMENT NUMBER: | 98AON55829E | Electronic versions are uncontrolled except when accessed directly from the Document Repo Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | | | | |
|------------------|------------------|--|-------------|--|--|--|
| DESCRIPTION: | WDFN6 2X2, 0.65P | | PAGE 1 OF 1 | | | |

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales